Loading...
1/*
2 * Copyright (C) ST-Ericsson SA 2010
3 *
4 * License Terms: GNU General Public License, version 2
5 * Author: Rabin Vincent <rabin.vincent@stericsson.com> for ST-Ericsson
6 */
7
8#include <linux/module.h>
9#include <linux/init.h>
10#include <linux/platform_device.h>
11#include <linux/slab.h>
12#include <linux/gpio.h>
13#include <linux/irq.h>
14#include <linux/interrupt.h>
15#include <linux/mfd/stmpe.h>
16
17/*
18 * These registers are modified under the irq bus lock and cached to avoid
19 * unnecessary writes in bus_sync_unlock.
20 */
21enum { REG_RE, REG_FE, REG_IE };
22
23#define CACHE_NR_REGS 3
24#define CACHE_NR_BANKS (STMPE_NR_GPIOS / 8)
25
26struct stmpe_gpio {
27 struct gpio_chip chip;
28 struct stmpe *stmpe;
29 struct device *dev;
30 struct mutex irq_lock;
31
32 int irq_base;
33 unsigned norequest_mask;
34
35 /* Caches of interrupt control registers for bus_lock */
36 u8 regs[CACHE_NR_REGS][CACHE_NR_BANKS];
37 u8 oldregs[CACHE_NR_REGS][CACHE_NR_BANKS];
38};
39
40static inline struct stmpe_gpio *to_stmpe_gpio(struct gpio_chip *chip)
41{
42 return container_of(chip, struct stmpe_gpio, chip);
43}
44
45static int stmpe_gpio_get(struct gpio_chip *chip, unsigned offset)
46{
47 struct stmpe_gpio *stmpe_gpio = to_stmpe_gpio(chip);
48 struct stmpe *stmpe = stmpe_gpio->stmpe;
49 u8 reg = stmpe->regs[STMPE_IDX_GPMR_LSB] - (offset / 8);
50 u8 mask = 1 << (offset % 8);
51 int ret;
52
53 ret = stmpe_reg_read(stmpe, reg);
54 if (ret < 0)
55 return ret;
56
57 return ret & mask;
58}
59
60static void stmpe_gpio_set(struct gpio_chip *chip, unsigned offset, int val)
61{
62 struct stmpe_gpio *stmpe_gpio = to_stmpe_gpio(chip);
63 struct stmpe *stmpe = stmpe_gpio->stmpe;
64 int which = val ? STMPE_IDX_GPSR_LSB : STMPE_IDX_GPCR_LSB;
65 u8 reg = stmpe->regs[which] - (offset / 8);
66 u8 mask = 1 << (offset % 8);
67
68 stmpe_reg_write(stmpe, reg, mask);
69}
70
71static int stmpe_gpio_direction_output(struct gpio_chip *chip,
72 unsigned offset, int val)
73{
74 struct stmpe_gpio *stmpe_gpio = to_stmpe_gpio(chip);
75 struct stmpe *stmpe = stmpe_gpio->stmpe;
76 u8 reg = stmpe->regs[STMPE_IDX_GPDR_LSB] - (offset / 8);
77 u8 mask = 1 << (offset % 8);
78
79 stmpe_gpio_set(chip, offset, val);
80
81 return stmpe_set_bits(stmpe, reg, mask, mask);
82}
83
84static int stmpe_gpio_direction_input(struct gpio_chip *chip,
85 unsigned offset)
86{
87 struct stmpe_gpio *stmpe_gpio = to_stmpe_gpio(chip);
88 struct stmpe *stmpe = stmpe_gpio->stmpe;
89 u8 reg = stmpe->regs[STMPE_IDX_GPDR_LSB] - (offset / 8);
90 u8 mask = 1 << (offset % 8);
91
92 return stmpe_set_bits(stmpe, reg, mask, 0);
93}
94
95static int stmpe_gpio_to_irq(struct gpio_chip *chip, unsigned offset)
96{
97 struct stmpe_gpio *stmpe_gpio = to_stmpe_gpio(chip);
98
99 return stmpe_gpio->irq_base + offset;
100}
101
102static int stmpe_gpio_request(struct gpio_chip *chip, unsigned offset)
103{
104 struct stmpe_gpio *stmpe_gpio = to_stmpe_gpio(chip);
105 struct stmpe *stmpe = stmpe_gpio->stmpe;
106
107 if (stmpe_gpio->norequest_mask & (1 << offset))
108 return -EINVAL;
109
110 return stmpe_set_altfunc(stmpe, 1 << offset, STMPE_BLOCK_GPIO);
111}
112
113static struct gpio_chip template_chip = {
114 .label = "stmpe",
115 .owner = THIS_MODULE,
116 .direction_input = stmpe_gpio_direction_input,
117 .get = stmpe_gpio_get,
118 .direction_output = stmpe_gpio_direction_output,
119 .set = stmpe_gpio_set,
120 .to_irq = stmpe_gpio_to_irq,
121 .request = stmpe_gpio_request,
122 .can_sleep = 1,
123};
124
125static int stmpe_gpio_irq_set_type(struct irq_data *d, unsigned int type)
126{
127 struct stmpe_gpio *stmpe_gpio = irq_data_get_irq_chip_data(d);
128 int offset = d->irq - stmpe_gpio->irq_base;
129 int regoffset = offset / 8;
130 int mask = 1 << (offset % 8);
131
132 if (type == IRQ_TYPE_LEVEL_LOW || type == IRQ_TYPE_LEVEL_HIGH)
133 return -EINVAL;
134
135 if (type == IRQ_TYPE_EDGE_RISING)
136 stmpe_gpio->regs[REG_RE][regoffset] |= mask;
137 else
138 stmpe_gpio->regs[REG_RE][regoffset] &= ~mask;
139
140 if (type == IRQ_TYPE_EDGE_FALLING)
141 stmpe_gpio->regs[REG_FE][regoffset] |= mask;
142 else
143 stmpe_gpio->regs[REG_FE][regoffset] &= ~mask;
144
145 return 0;
146}
147
148static void stmpe_gpio_irq_lock(struct irq_data *d)
149{
150 struct stmpe_gpio *stmpe_gpio = irq_data_get_irq_chip_data(d);
151
152 mutex_lock(&stmpe_gpio->irq_lock);
153}
154
155static void stmpe_gpio_irq_sync_unlock(struct irq_data *d)
156{
157 struct stmpe_gpio *stmpe_gpio = irq_data_get_irq_chip_data(d);
158 struct stmpe *stmpe = stmpe_gpio->stmpe;
159 int num_banks = DIV_ROUND_UP(stmpe->num_gpios, 8);
160 static const u8 regmap[] = {
161 [REG_RE] = STMPE_IDX_GPRER_LSB,
162 [REG_FE] = STMPE_IDX_GPFER_LSB,
163 [REG_IE] = STMPE_IDX_IEGPIOR_LSB,
164 };
165 int i, j;
166
167 for (i = 0; i < CACHE_NR_REGS; i++) {
168 for (j = 0; j < num_banks; j++) {
169 u8 old = stmpe_gpio->oldregs[i][j];
170 u8 new = stmpe_gpio->regs[i][j];
171
172 if (new == old)
173 continue;
174
175 stmpe_gpio->oldregs[i][j] = new;
176 stmpe_reg_write(stmpe, stmpe->regs[regmap[i]] - j, new);
177 }
178 }
179
180 mutex_unlock(&stmpe_gpio->irq_lock);
181}
182
183static void stmpe_gpio_irq_mask(struct irq_data *d)
184{
185 struct stmpe_gpio *stmpe_gpio = irq_data_get_irq_chip_data(d);
186 int offset = d->irq - stmpe_gpio->irq_base;
187 int regoffset = offset / 8;
188 int mask = 1 << (offset % 8);
189
190 stmpe_gpio->regs[REG_IE][regoffset] &= ~mask;
191}
192
193static void stmpe_gpio_irq_unmask(struct irq_data *d)
194{
195 struct stmpe_gpio *stmpe_gpio = irq_data_get_irq_chip_data(d);
196 int offset = d->irq - stmpe_gpio->irq_base;
197 int regoffset = offset / 8;
198 int mask = 1 << (offset % 8);
199
200 stmpe_gpio->regs[REG_IE][regoffset] |= mask;
201}
202
203static struct irq_chip stmpe_gpio_irq_chip = {
204 .name = "stmpe-gpio",
205 .irq_bus_lock = stmpe_gpio_irq_lock,
206 .irq_bus_sync_unlock = stmpe_gpio_irq_sync_unlock,
207 .irq_mask = stmpe_gpio_irq_mask,
208 .irq_unmask = stmpe_gpio_irq_unmask,
209 .irq_set_type = stmpe_gpio_irq_set_type,
210};
211
212static irqreturn_t stmpe_gpio_irq(int irq, void *dev)
213{
214 struct stmpe_gpio *stmpe_gpio = dev;
215 struct stmpe *stmpe = stmpe_gpio->stmpe;
216 u8 statmsbreg = stmpe->regs[STMPE_IDX_ISGPIOR_MSB];
217 int num_banks = DIV_ROUND_UP(stmpe->num_gpios, 8);
218 u8 status[num_banks];
219 int ret;
220 int i;
221
222 ret = stmpe_block_read(stmpe, statmsbreg, num_banks, status);
223 if (ret < 0)
224 return IRQ_NONE;
225
226 for (i = 0; i < num_banks; i++) {
227 int bank = num_banks - i - 1;
228 unsigned int enabled = stmpe_gpio->regs[REG_IE][bank];
229 unsigned int stat = status[i];
230
231 stat &= enabled;
232 if (!stat)
233 continue;
234
235 while (stat) {
236 int bit = __ffs(stat);
237 int line = bank * 8 + bit;
238
239 handle_nested_irq(stmpe_gpio->irq_base + line);
240 stat &= ~(1 << bit);
241 }
242
243 stmpe_reg_write(stmpe, statmsbreg + i, status[i]);
244 stmpe_reg_write(stmpe, stmpe->regs[STMPE_IDX_GPEDR_MSB] + i,
245 status[i]);
246 }
247
248 return IRQ_HANDLED;
249}
250
251static int __devinit stmpe_gpio_irq_init(struct stmpe_gpio *stmpe_gpio)
252{
253 int base = stmpe_gpio->irq_base;
254 int irq;
255
256 for (irq = base; irq < base + stmpe_gpio->chip.ngpio; irq++) {
257 irq_set_chip_data(irq, stmpe_gpio);
258 irq_set_chip_and_handler(irq, &stmpe_gpio_irq_chip,
259 handle_simple_irq);
260 irq_set_nested_thread(irq, 1);
261#ifdef CONFIG_ARM
262 set_irq_flags(irq, IRQF_VALID);
263#else
264 irq_set_noprobe(irq);
265#endif
266 }
267
268 return 0;
269}
270
271static void stmpe_gpio_irq_remove(struct stmpe_gpio *stmpe_gpio)
272{
273 int base = stmpe_gpio->irq_base;
274 int irq;
275
276 for (irq = base; irq < base + stmpe_gpio->chip.ngpio; irq++) {
277#ifdef CONFIG_ARM
278 set_irq_flags(irq, 0);
279#endif
280 irq_set_chip_and_handler(irq, NULL, NULL);
281 irq_set_chip_data(irq, NULL);
282 }
283}
284
285static int __devinit stmpe_gpio_probe(struct platform_device *pdev)
286{
287 struct stmpe *stmpe = dev_get_drvdata(pdev->dev.parent);
288 struct stmpe_gpio_platform_data *pdata;
289 struct stmpe_gpio *stmpe_gpio;
290 int ret;
291 int irq;
292
293 pdata = stmpe->pdata->gpio;
294
295 irq = platform_get_irq(pdev, 0);
296 if (irq < 0)
297 return irq;
298
299 stmpe_gpio = kzalloc(sizeof(struct stmpe_gpio), GFP_KERNEL);
300 if (!stmpe_gpio)
301 return -ENOMEM;
302
303 mutex_init(&stmpe_gpio->irq_lock);
304
305 stmpe_gpio->dev = &pdev->dev;
306 stmpe_gpio->stmpe = stmpe;
307 stmpe_gpio->norequest_mask = pdata ? pdata->norequest_mask : 0;
308
309 stmpe_gpio->chip = template_chip;
310 stmpe_gpio->chip.ngpio = stmpe->num_gpios;
311 stmpe_gpio->chip.dev = &pdev->dev;
312 stmpe_gpio->chip.base = pdata ? pdata->gpio_base : -1;
313
314 stmpe_gpio->irq_base = stmpe->irq_base + STMPE_INT_GPIO(0);
315
316 ret = stmpe_enable(stmpe, STMPE_BLOCK_GPIO);
317 if (ret)
318 goto out_free;
319
320 ret = stmpe_gpio_irq_init(stmpe_gpio);
321 if (ret)
322 goto out_disable;
323
324 ret = request_threaded_irq(irq, NULL, stmpe_gpio_irq, IRQF_ONESHOT,
325 "stmpe-gpio", stmpe_gpio);
326 if (ret) {
327 dev_err(&pdev->dev, "unable to get irq: %d\n", ret);
328 goto out_removeirq;
329 }
330
331 ret = gpiochip_add(&stmpe_gpio->chip);
332 if (ret) {
333 dev_err(&pdev->dev, "unable to add gpiochip: %d\n", ret);
334 goto out_freeirq;
335 }
336
337 if (pdata && pdata->setup)
338 pdata->setup(stmpe, stmpe_gpio->chip.base);
339
340 platform_set_drvdata(pdev, stmpe_gpio);
341
342 return 0;
343
344out_freeirq:
345 free_irq(irq, stmpe_gpio);
346out_removeirq:
347 stmpe_gpio_irq_remove(stmpe_gpio);
348out_disable:
349 stmpe_disable(stmpe, STMPE_BLOCK_GPIO);
350out_free:
351 kfree(stmpe_gpio);
352 return ret;
353}
354
355static int __devexit stmpe_gpio_remove(struct platform_device *pdev)
356{
357 struct stmpe_gpio *stmpe_gpio = platform_get_drvdata(pdev);
358 struct stmpe *stmpe = stmpe_gpio->stmpe;
359 struct stmpe_gpio_platform_data *pdata = stmpe->pdata->gpio;
360 int irq = platform_get_irq(pdev, 0);
361 int ret;
362
363 if (pdata && pdata->remove)
364 pdata->remove(stmpe, stmpe_gpio->chip.base);
365
366 ret = gpiochip_remove(&stmpe_gpio->chip);
367 if (ret < 0) {
368 dev_err(stmpe_gpio->dev,
369 "unable to remove gpiochip: %d\n", ret);
370 return ret;
371 }
372
373 stmpe_disable(stmpe, STMPE_BLOCK_GPIO);
374
375 free_irq(irq, stmpe_gpio);
376 stmpe_gpio_irq_remove(stmpe_gpio);
377 platform_set_drvdata(pdev, NULL);
378 kfree(stmpe_gpio);
379
380 return 0;
381}
382
383static struct platform_driver stmpe_gpio_driver = {
384 .driver.name = "stmpe-gpio",
385 .driver.owner = THIS_MODULE,
386 .probe = stmpe_gpio_probe,
387 .remove = __devexit_p(stmpe_gpio_remove),
388};
389
390static int __init stmpe_gpio_init(void)
391{
392 return platform_driver_register(&stmpe_gpio_driver);
393}
394subsys_initcall(stmpe_gpio_init);
395
396static void __exit stmpe_gpio_exit(void)
397{
398 platform_driver_unregister(&stmpe_gpio_driver);
399}
400module_exit(stmpe_gpio_exit);
401
402MODULE_LICENSE("GPL v2");
403MODULE_DESCRIPTION("STMPExxxx GPIO driver");
404MODULE_AUTHOR("Rabin Vincent <rabin.vincent@stericsson.com>");
1/*
2 * Copyright (C) ST-Ericsson SA 2010
3 *
4 * License Terms: GNU General Public License, version 2
5 * Author: Rabin Vincent <rabin.vincent@stericsson.com> for ST-Ericsson
6 */
7
8#include <linux/module.h>
9#include <linux/init.h>
10#include <linux/platform_device.h>
11#include <linux/slab.h>
12#include <linux/gpio.h>
13#include <linux/interrupt.h>
14#include <linux/of.h>
15#include <linux/mfd/stmpe.h>
16#include <linux/seq_file.h>
17
18/*
19 * These registers are modified under the irq bus lock and cached to avoid
20 * unnecessary writes in bus_sync_unlock.
21 */
22enum { REG_RE, REG_FE, REG_IE };
23
24#define CACHE_NR_REGS 3
25/* No variant has more than 24 GPIOs */
26#define CACHE_NR_BANKS (24 / 8)
27
28struct stmpe_gpio {
29 struct gpio_chip chip;
30 struct stmpe *stmpe;
31 struct device *dev;
32 struct mutex irq_lock;
33 u32 norequest_mask;
34 /* Caches of interrupt control registers for bus_lock */
35 u8 regs[CACHE_NR_REGS][CACHE_NR_BANKS];
36 u8 oldregs[CACHE_NR_REGS][CACHE_NR_BANKS];
37};
38
39static int stmpe_gpio_get(struct gpio_chip *chip, unsigned offset)
40{
41 struct stmpe_gpio *stmpe_gpio = gpiochip_get_data(chip);
42 struct stmpe *stmpe = stmpe_gpio->stmpe;
43 u8 reg = stmpe->regs[STMPE_IDX_GPMR_LSB] - (offset / 8);
44 u8 mask = 1 << (offset % 8);
45 int ret;
46
47 ret = stmpe_reg_read(stmpe, reg);
48 if (ret < 0)
49 return ret;
50
51 return !!(ret & mask);
52}
53
54static void stmpe_gpio_set(struct gpio_chip *chip, unsigned offset, int val)
55{
56 struct stmpe_gpio *stmpe_gpio = gpiochip_get_data(chip);
57 struct stmpe *stmpe = stmpe_gpio->stmpe;
58 int which = val ? STMPE_IDX_GPSR_LSB : STMPE_IDX_GPCR_LSB;
59 u8 reg = stmpe->regs[which] - (offset / 8);
60 u8 mask = 1 << (offset % 8);
61
62 /*
63 * Some variants have single register for gpio set/clear functionality.
64 * For them we need to write 0 to clear and 1 to set.
65 */
66 if (stmpe->regs[STMPE_IDX_GPSR_LSB] == stmpe->regs[STMPE_IDX_GPCR_LSB])
67 stmpe_set_bits(stmpe, reg, mask, val ? mask : 0);
68 else
69 stmpe_reg_write(stmpe, reg, mask);
70}
71
72static int stmpe_gpio_direction_output(struct gpio_chip *chip,
73 unsigned offset, int val)
74{
75 struct stmpe_gpio *stmpe_gpio = gpiochip_get_data(chip);
76 struct stmpe *stmpe = stmpe_gpio->stmpe;
77 u8 reg = stmpe->regs[STMPE_IDX_GPDR_LSB] - (offset / 8);
78 u8 mask = 1 << (offset % 8);
79
80 stmpe_gpio_set(chip, offset, val);
81
82 return stmpe_set_bits(stmpe, reg, mask, mask);
83}
84
85static int stmpe_gpio_direction_input(struct gpio_chip *chip,
86 unsigned offset)
87{
88 struct stmpe_gpio *stmpe_gpio = gpiochip_get_data(chip);
89 struct stmpe *stmpe = stmpe_gpio->stmpe;
90 u8 reg = stmpe->regs[STMPE_IDX_GPDR_LSB] - (offset / 8);
91 u8 mask = 1 << (offset % 8);
92
93 return stmpe_set_bits(stmpe, reg, mask, 0);
94}
95
96static int stmpe_gpio_request(struct gpio_chip *chip, unsigned offset)
97{
98 struct stmpe_gpio *stmpe_gpio = gpiochip_get_data(chip);
99 struct stmpe *stmpe = stmpe_gpio->stmpe;
100
101 if (stmpe_gpio->norequest_mask & (1 << offset))
102 return -EINVAL;
103
104 return stmpe_set_altfunc(stmpe, 1 << offset, STMPE_BLOCK_GPIO);
105}
106
107static struct gpio_chip template_chip = {
108 .label = "stmpe",
109 .owner = THIS_MODULE,
110 .direction_input = stmpe_gpio_direction_input,
111 .get = stmpe_gpio_get,
112 .direction_output = stmpe_gpio_direction_output,
113 .set = stmpe_gpio_set,
114 .request = stmpe_gpio_request,
115 .can_sleep = true,
116};
117
118static int stmpe_gpio_irq_set_type(struct irq_data *d, unsigned int type)
119{
120 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
121 struct stmpe_gpio *stmpe_gpio = gpiochip_get_data(gc);
122 int offset = d->hwirq;
123 int regoffset = offset / 8;
124 int mask = 1 << (offset % 8);
125
126 if (type & IRQ_TYPE_LEVEL_LOW || type & IRQ_TYPE_LEVEL_HIGH)
127 return -EINVAL;
128
129 /* STMPE801 doesn't have RE and FE registers */
130 if (stmpe_gpio->stmpe->partnum == STMPE801)
131 return 0;
132
133 if (type & IRQ_TYPE_EDGE_RISING)
134 stmpe_gpio->regs[REG_RE][regoffset] |= mask;
135 else
136 stmpe_gpio->regs[REG_RE][regoffset] &= ~mask;
137
138 if (type & IRQ_TYPE_EDGE_FALLING)
139 stmpe_gpio->regs[REG_FE][regoffset] |= mask;
140 else
141 stmpe_gpio->regs[REG_FE][regoffset] &= ~mask;
142
143 return 0;
144}
145
146static void stmpe_gpio_irq_lock(struct irq_data *d)
147{
148 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
149 struct stmpe_gpio *stmpe_gpio = gpiochip_get_data(gc);
150
151 mutex_lock(&stmpe_gpio->irq_lock);
152}
153
154static void stmpe_gpio_irq_sync_unlock(struct irq_data *d)
155{
156 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
157 struct stmpe_gpio *stmpe_gpio = gpiochip_get_data(gc);
158 struct stmpe *stmpe = stmpe_gpio->stmpe;
159 int num_banks = DIV_ROUND_UP(stmpe->num_gpios, 8);
160 static const u8 regmap[] = {
161 [REG_RE] = STMPE_IDX_GPRER_LSB,
162 [REG_FE] = STMPE_IDX_GPFER_LSB,
163 [REG_IE] = STMPE_IDX_IEGPIOR_LSB,
164 };
165 int i, j;
166
167 for (i = 0; i < CACHE_NR_REGS; i++) {
168 /* STMPE801 doesn't have RE and FE registers */
169 if ((stmpe->partnum == STMPE801) &&
170 (i != REG_IE))
171 continue;
172
173 for (j = 0; j < num_banks; j++) {
174 u8 old = stmpe_gpio->oldregs[i][j];
175 u8 new = stmpe_gpio->regs[i][j];
176
177 if (new == old)
178 continue;
179
180 stmpe_gpio->oldregs[i][j] = new;
181 stmpe_reg_write(stmpe, stmpe->regs[regmap[i]] - j, new);
182 }
183 }
184
185 mutex_unlock(&stmpe_gpio->irq_lock);
186}
187
188static void stmpe_gpio_irq_mask(struct irq_data *d)
189{
190 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
191 struct stmpe_gpio *stmpe_gpio = gpiochip_get_data(gc);
192 int offset = d->hwirq;
193 int regoffset = offset / 8;
194 int mask = 1 << (offset % 8);
195
196 stmpe_gpio->regs[REG_IE][regoffset] &= ~mask;
197}
198
199static void stmpe_gpio_irq_unmask(struct irq_data *d)
200{
201 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
202 struct stmpe_gpio *stmpe_gpio = gpiochip_get_data(gc);
203 int offset = d->hwirq;
204 int regoffset = offset / 8;
205 int mask = 1 << (offset % 8);
206
207 stmpe_gpio->regs[REG_IE][regoffset] |= mask;
208}
209
210static void stmpe_dbg_show_one(struct seq_file *s,
211 struct gpio_chip *gc,
212 unsigned offset, unsigned gpio)
213{
214 struct stmpe_gpio *stmpe_gpio = gpiochip_get_data(gc);
215 struct stmpe *stmpe = stmpe_gpio->stmpe;
216 const char *label = gpiochip_is_requested(gc, offset);
217 int num_banks = DIV_ROUND_UP(stmpe->num_gpios, 8);
218 bool val = !!stmpe_gpio_get(gc, offset);
219 u8 dir_reg = stmpe->regs[STMPE_IDX_GPDR_LSB] - (offset / 8);
220 u8 mask = 1 << (offset % 8);
221 int ret;
222 u8 dir;
223
224 ret = stmpe_reg_read(stmpe, dir_reg);
225 if (ret < 0)
226 return;
227 dir = !!(ret & mask);
228
229 if (dir) {
230 seq_printf(s, " gpio-%-3d (%-20.20s) out %s",
231 gpio, label ?: "(none)",
232 val ? "hi" : "lo");
233 } else {
234 u8 edge_det_reg = stmpe->regs[STMPE_IDX_GPEDR_MSB] + num_banks - 1 - (offset / 8);
235 u8 rise_reg = stmpe->regs[STMPE_IDX_GPRER_LSB] - (offset / 8);
236 u8 fall_reg = stmpe->regs[STMPE_IDX_GPFER_LSB] - (offset / 8);
237 u8 irqen_reg = stmpe->regs[STMPE_IDX_IEGPIOR_LSB] - (offset / 8);
238 bool edge_det;
239 bool rise;
240 bool fall;
241 bool irqen;
242
243 ret = stmpe_reg_read(stmpe, edge_det_reg);
244 if (ret < 0)
245 return;
246 edge_det = !!(ret & mask);
247 ret = stmpe_reg_read(stmpe, rise_reg);
248 if (ret < 0)
249 return;
250 rise = !!(ret & mask);
251 ret = stmpe_reg_read(stmpe, fall_reg);
252 if (ret < 0)
253 return;
254 fall = !!(ret & mask);
255 ret = stmpe_reg_read(stmpe, irqen_reg);
256 if (ret < 0)
257 return;
258 irqen = !!(ret & mask);
259
260 seq_printf(s, " gpio-%-3d (%-20.20s) in %s %s %s%s%s",
261 gpio, label ?: "(none)",
262 val ? "hi" : "lo",
263 edge_det ? "edge-asserted" : "edge-inactive",
264 irqen ? "IRQ-enabled" : "",
265 rise ? " rising-edge-detection" : "",
266 fall ? " falling-edge-detection" : "");
267 }
268}
269
270static void stmpe_dbg_show(struct seq_file *s, struct gpio_chip *gc)
271{
272 unsigned i;
273 unsigned gpio = gc->base;
274
275 for (i = 0; i < gc->ngpio; i++, gpio++) {
276 stmpe_dbg_show_one(s, gc, i, gpio);
277 seq_printf(s, "\n");
278 }
279}
280
281static struct irq_chip stmpe_gpio_irq_chip = {
282 .name = "stmpe-gpio",
283 .irq_bus_lock = stmpe_gpio_irq_lock,
284 .irq_bus_sync_unlock = stmpe_gpio_irq_sync_unlock,
285 .irq_mask = stmpe_gpio_irq_mask,
286 .irq_unmask = stmpe_gpio_irq_unmask,
287 .irq_set_type = stmpe_gpio_irq_set_type,
288};
289
290static irqreturn_t stmpe_gpio_irq(int irq, void *dev)
291{
292 struct stmpe_gpio *stmpe_gpio = dev;
293 struct stmpe *stmpe = stmpe_gpio->stmpe;
294 u8 statmsbreg = stmpe->regs[STMPE_IDX_ISGPIOR_MSB];
295 int num_banks = DIV_ROUND_UP(stmpe->num_gpios, 8);
296 u8 status[num_banks];
297 int ret;
298 int i;
299
300 ret = stmpe_block_read(stmpe, statmsbreg, num_banks, status);
301 if (ret < 0)
302 return IRQ_NONE;
303
304 for (i = 0; i < num_banks; i++) {
305 int bank = num_banks - i - 1;
306 unsigned int enabled = stmpe_gpio->regs[REG_IE][bank];
307 unsigned int stat = status[i];
308
309 stat &= enabled;
310 if (!stat)
311 continue;
312
313 while (stat) {
314 int bit = __ffs(stat);
315 int line = bank * 8 + bit;
316 int child_irq = irq_find_mapping(stmpe_gpio->chip.irqdomain,
317 line);
318
319 handle_nested_irq(child_irq);
320 stat &= ~(1 << bit);
321 }
322
323 stmpe_reg_write(stmpe, statmsbreg + i, status[i]);
324
325 /* Edge detect register is not present on 801 */
326 if (stmpe->partnum != STMPE801)
327 stmpe_reg_write(stmpe, stmpe->regs[STMPE_IDX_GPEDR_MSB]
328 + i, status[i]);
329 }
330
331 return IRQ_HANDLED;
332}
333
334static int stmpe_gpio_probe(struct platform_device *pdev)
335{
336 struct stmpe *stmpe = dev_get_drvdata(pdev->dev.parent);
337 struct device_node *np = pdev->dev.of_node;
338 struct stmpe_gpio *stmpe_gpio;
339 int ret;
340 int irq = 0;
341
342 irq = platform_get_irq(pdev, 0);
343
344 stmpe_gpio = kzalloc(sizeof(struct stmpe_gpio), GFP_KERNEL);
345 if (!stmpe_gpio)
346 return -ENOMEM;
347
348 mutex_init(&stmpe_gpio->irq_lock);
349
350 stmpe_gpio->dev = &pdev->dev;
351 stmpe_gpio->stmpe = stmpe;
352 stmpe_gpio->chip = template_chip;
353 stmpe_gpio->chip.ngpio = stmpe->num_gpios;
354 stmpe_gpio->chip.parent = &pdev->dev;
355 stmpe_gpio->chip.of_node = np;
356 stmpe_gpio->chip.base = -1;
357
358 if (IS_ENABLED(CONFIG_DEBUG_FS))
359 stmpe_gpio->chip.dbg_show = stmpe_dbg_show;
360
361 of_property_read_u32(np, "st,norequest-mask",
362 &stmpe_gpio->norequest_mask);
363
364 if (irq < 0)
365 dev_info(&pdev->dev,
366 "device configured in no-irq mode: "
367 "irqs are not available\n");
368
369 ret = stmpe_enable(stmpe, STMPE_BLOCK_GPIO);
370 if (ret)
371 goto out_free;
372
373 ret = gpiochip_add_data(&stmpe_gpio->chip, stmpe_gpio);
374 if (ret) {
375 dev_err(&pdev->dev, "unable to add gpiochip: %d\n", ret);
376 goto out_disable;
377 }
378
379 if (irq > 0) {
380 ret = devm_request_threaded_irq(&pdev->dev, irq, NULL,
381 stmpe_gpio_irq, IRQF_ONESHOT,
382 "stmpe-gpio", stmpe_gpio);
383 if (ret) {
384 dev_err(&pdev->dev, "unable to get irq: %d\n", ret);
385 goto out_disable;
386 }
387 ret = gpiochip_irqchip_add(&stmpe_gpio->chip,
388 &stmpe_gpio_irq_chip,
389 0,
390 handle_simple_irq,
391 IRQ_TYPE_NONE);
392 if (ret) {
393 dev_err(&pdev->dev,
394 "could not connect irqchip to gpiochip\n");
395 goto out_disable;
396 }
397
398 gpiochip_set_chained_irqchip(&stmpe_gpio->chip,
399 &stmpe_gpio_irq_chip,
400 irq,
401 NULL);
402 }
403
404 platform_set_drvdata(pdev, stmpe_gpio);
405
406 return 0;
407
408out_disable:
409 stmpe_disable(stmpe, STMPE_BLOCK_GPIO);
410 gpiochip_remove(&stmpe_gpio->chip);
411out_free:
412 kfree(stmpe_gpio);
413 return ret;
414}
415
416static int stmpe_gpio_remove(struct platform_device *pdev)
417{
418 struct stmpe_gpio *stmpe_gpio = platform_get_drvdata(pdev);
419 struct stmpe *stmpe = stmpe_gpio->stmpe;
420
421 gpiochip_remove(&stmpe_gpio->chip);
422 stmpe_disable(stmpe, STMPE_BLOCK_GPIO);
423 kfree(stmpe_gpio);
424
425 return 0;
426}
427
428static struct platform_driver stmpe_gpio_driver = {
429 .driver.name = "stmpe-gpio",
430 .driver.owner = THIS_MODULE,
431 .probe = stmpe_gpio_probe,
432 .remove = stmpe_gpio_remove,
433};
434
435static int __init stmpe_gpio_init(void)
436{
437 return platform_driver_register(&stmpe_gpio_driver);
438}
439subsys_initcall(stmpe_gpio_init);
440
441static void __exit stmpe_gpio_exit(void)
442{
443 platform_driver_unregister(&stmpe_gpio_driver);
444}
445module_exit(stmpe_gpio_exit);
446
447MODULE_LICENSE("GPL v2");
448MODULE_DESCRIPTION("STMPExxxx GPIO driver");
449MODULE_AUTHOR("Rabin Vincent <rabin.vincent@stericsson.com>");