Loading...
1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28#include "drmP.h"
29#include "drm.h"
30#include "radeon_drm.h"
31#include "radeon.h"
32
33int radeon_gem_object_init(struct drm_gem_object *obj)
34{
35 BUG();
36
37 return 0;
38}
39
40void radeon_gem_object_free(struct drm_gem_object *gobj)
41{
42 struct radeon_bo *robj = gem_to_radeon_bo(gobj);
43
44 if (robj) {
45 radeon_bo_unref(&robj);
46 }
47}
48
49int radeon_gem_object_create(struct radeon_device *rdev, int size,
50 int alignment, int initial_domain,
51 bool discardable, bool kernel,
52 struct drm_gem_object **obj)
53{
54 struct radeon_bo *robj;
55 int r;
56
57 *obj = NULL;
58 /* At least align on page size */
59 if (alignment < PAGE_SIZE) {
60 alignment = PAGE_SIZE;
61 }
62 r = radeon_bo_create(rdev, size, alignment, kernel, initial_domain, &robj);
63 if (r) {
64 if (r != -ERESTARTSYS)
65 DRM_ERROR("Failed to allocate GEM object (%d, %d, %u, %d)\n",
66 size, initial_domain, alignment, r);
67 return r;
68 }
69 *obj = &robj->gem_base;
70
71 mutex_lock(&rdev->gem.mutex);
72 list_add_tail(&robj->list, &rdev->gem.objects);
73 mutex_unlock(&rdev->gem.mutex);
74
75 return 0;
76}
77
78int radeon_gem_object_pin(struct drm_gem_object *obj, uint32_t pin_domain,
79 uint64_t *gpu_addr)
80{
81 struct radeon_bo *robj = gem_to_radeon_bo(obj);
82 int r;
83
84 r = radeon_bo_reserve(robj, false);
85 if (unlikely(r != 0))
86 return r;
87 r = radeon_bo_pin(robj, pin_domain, gpu_addr);
88 radeon_bo_unreserve(robj);
89 return r;
90}
91
92void radeon_gem_object_unpin(struct drm_gem_object *obj)
93{
94 struct radeon_bo *robj = gem_to_radeon_bo(obj);
95 int r;
96
97 r = radeon_bo_reserve(robj, false);
98 if (likely(r == 0)) {
99 radeon_bo_unpin(robj);
100 radeon_bo_unreserve(robj);
101 }
102}
103
104int radeon_gem_set_domain(struct drm_gem_object *gobj,
105 uint32_t rdomain, uint32_t wdomain)
106{
107 struct radeon_bo *robj;
108 uint32_t domain;
109 int r;
110
111 /* FIXME: reeimplement */
112 robj = gem_to_radeon_bo(gobj);
113 /* work out where to validate the buffer to */
114 domain = wdomain;
115 if (!domain) {
116 domain = rdomain;
117 }
118 if (!domain) {
119 /* Do nothings */
120 printk(KERN_WARNING "Set domain withou domain !\n");
121 return 0;
122 }
123 if (domain == RADEON_GEM_DOMAIN_CPU) {
124 /* Asking for cpu access wait for object idle */
125 r = radeon_bo_wait(robj, NULL, false);
126 if (r) {
127 printk(KERN_ERR "Failed to wait for object !\n");
128 return r;
129 }
130 }
131 return 0;
132}
133
134int radeon_gem_init(struct radeon_device *rdev)
135{
136 INIT_LIST_HEAD(&rdev->gem.objects);
137 return 0;
138}
139
140void radeon_gem_fini(struct radeon_device *rdev)
141{
142 radeon_bo_force_delete(rdev);
143}
144
145
146/*
147 * GEM ioctls.
148 */
149int radeon_gem_info_ioctl(struct drm_device *dev, void *data,
150 struct drm_file *filp)
151{
152 struct radeon_device *rdev = dev->dev_private;
153 struct drm_radeon_gem_info *args = data;
154 struct ttm_mem_type_manager *man;
155
156 man = &rdev->mman.bdev.man[TTM_PL_VRAM];
157
158 args->vram_size = rdev->mc.real_vram_size;
159 args->vram_visible = (u64)man->size << PAGE_SHIFT;
160 if (rdev->stollen_vga_memory)
161 args->vram_visible -= radeon_bo_size(rdev->stollen_vga_memory);
162 args->vram_visible -= radeon_fbdev_total_size(rdev);
163 args->gart_size = rdev->mc.gtt_size - rdev->cp.ring_size - 4096 -
164 RADEON_IB_POOL_SIZE*64*1024;
165 return 0;
166}
167
168int radeon_gem_pread_ioctl(struct drm_device *dev, void *data,
169 struct drm_file *filp)
170{
171 /* TODO: implement */
172 DRM_ERROR("unimplemented %s\n", __func__);
173 return -ENOSYS;
174}
175
176int radeon_gem_pwrite_ioctl(struct drm_device *dev, void *data,
177 struct drm_file *filp)
178{
179 /* TODO: implement */
180 DRM_ERROR("unimplemented %s\n", __func__);
181 return -ENOSYS;
182}
183
184int radeon_gem_create_ioctl(struct drm_device *dev, void *data,
185 struct drm_file *filp)
186{
187 struct radeon_device *rdev = dev->dev_private;
188 struct drm_radeon_gem_create *args = data;
189 struct drm_gem_object *gobj;
190 uint32_t handle;
191 int r;
192
193 /* create a gem object to contain this object in */
194 args->size = roundup(args->size, PAGE_SIZE);
195 r = radeon_gem_object_create(rdev, args->size, args->alignment,
196 args->initial_domain, false,
197 false, &gobj);
198 if (r) {
199 return r;
200 }
201 r = drm_gem_handle_create(filp, gobj, &handle);
202 /* drop reference from allocate - handle holds it now */
203 drm_gem_object_unreference_unlocked(gobj);
204 if (r) {
205 return r;
206 }
207 args->handle = handle;
208 return 0;
209}
210
211int radeon_gem_set_domain_ioctl(struct drm_device *dev, void *data,
212 struct drm_file *filp)
213{
214 /* transition the BO to a domain -
215 * just validate the BO into a certain domain */
216 struct drm_radeon_gem_set_domain *args = data;
217 struct drm_gem_object *gobj;
218 struct radeon_bo *robj;
219 int r;
220
221 /* for now if someone requests domain CPU -
222 * just make sure the buffer is finished with */
223
224 /* just do a BO wait for now */
225 gobj = drm_gem_object_lookup(dev, filp, args->handle);
226 if (gobj == NULL) {
227 return -ENOENT;
228 }
229 robj = gem_to_radeon_bo(gobj);
230
231 r = radeon_gem_set_domain(gobj, args->read_domains, args->write_domain);
232
233 drm_gem_object_unreference_unlocked(gobj);
234 return r;
235}
236
237int radeon_mode_dumb_mmap(struct drm_file *filp,
238 struct drm_device *dev,
239 uint32_t handle, uint64_t *offset_p)
240{
241 struct drm_gem_object *gobj;
242 struct radeon_bo *robj;
243
244 gobj = drm_gem_object_lookup(dev, filp, handle);
245 if (gobj == NULL) {
246 return -ENOENT;
247 }
248 robj = gem_to_radeon_bo(gobj);
249 *offset_p = radeon_bo_mmap_offset(robj);
250 drm_gem_object_unreference_unlocked(gobj);
251 return 0;
252}
253
254int radeon_gem_mmap_ioctl(struct drm_device *dev, void *data,
255 struct drm_file *filp)
256{
257 struct drm_radeon_gem_mmap *args = data;
258
259 return radeon_mode_dumb_mmap(filp, dev, args->handle, &args->addr_ptr);
260}
261
262int radeon_gem_busy_ioctl(struct drm_device *dev, void *data,
263 struct drm_file *filp)
264{
265 struct drm_radeon_gem_busy *args = data;
266 struct drm_gem_object *gobj;
267 struct radeon_bo *robj;
268 int r;
269 uint32_t cur_placement = 0;
270
271 gobj = drm_gem_object_lookup(dev, filp, args->handle);
272 if (gobj == NULL) {
273 return -ENOENT;
274 }
275 robj = gem_to_radeon_bo(gobj);
276 r = radeon_bo_wait(robj, &cur_placement, true);
277 switch (cur_placement) {
278 case TTM_PL_VRAM:
279 args->domain = RADEON_GEM_DOMAIN_VRAM;
280 break;
281 case TTM_PL_TT:
282 args->domain = RADEON_GEM_DOMAIN_GTT;
283 break;
284 case TTM_PL_SYSTEM:
285 args->domain = RADEON_GEM_DOMAIN_CPU;
286 default:
287 break;
288 }
289 drm_gem_object_unreference_unlocked(gobj);
290 return r;
291}
292
293int radeon_gem_wait_idle_ioctl(struct drm_device *dev, void *data,
294 struct drm_file *filp)
295{
296 struct drm_radeon_gem_wait_idle *args = data;
297 struct drm_gem_object *gobj;
298 struct radeon_bo *robj;
299 int r;
300
301 gobj = drm_gem_object_lookup(dev, filp, args->handle);
302 if (gobj == NULL) {
303 return -ENOENT;
304 }
305 robj = gem_to_radeon_bo(gobj);
306 r = radeon_bo_wait(robj, NULL, false);
307 /* callback hw specific functions if any */
308 if (robj->rdev->asic->ioctl_wait_idle)
309 robj->rdev->asic->ioctl_wait_idle(robj->rdev, robj);
310 drm_gem_object_unreference_unlocked(gobj);
311 return r;
312}
313
314int radeon_gem_set_tiling_ioctl(struct drm_device *dev, void *data,
315 struct drm_file *filp)
316{
317 struct drm_radeon_gem_set_tiling *args = data;
318 struct drm_gem_object *gobj;
319 struct radeon_bo *robj;
320 int r = 0;
321
322 DRM_DEBUG("%d \n", args->handle);
323 gobj = drm_gem_object_lookup(dev, filp, args->handle);
324 if (gobj == NULL)
325 return -ENOENT;
326 robj = gem_to_radeon_bo(gobj);
327 r = radeon_bo_set_tiling_flags(robj, args->tiling_flags, args->pitch);
328 drm_gem_object_unreference_unlocked(gobj);
329 return r;
330}
331
332int radeon_gem_get_tiling_ioctl(struct drm_device *dev, void *data,
333 struct drm_file *filp)
334{
335 struct drm_radeon_gem_get_tiling *args = data;
336 struct drm_gem_object *gobj;
337 struct radeon_bo *rbo;
338 int r = 0;
339
340 DRM_DEBUG("\n");
341 gobj = drm_gem_object_lookup(dev, filp, args->handle);
342 if (gobj == NULL)
343 return -ENOENT;
344 rbo = gem_to_radeon_bo(gobj);
345 r = radeon_bo_reserve(rbo, false);
346 if (unlikely(r != 0))
347 goto out;
348 radeon_bo_get_tiling_flags(rbo, &args->tiling_flags, &args->pitch);
349 radeon_bo_unreserve(rbo);
350out:
351 drm_gem_object_unreference_unlocked(gobj);
352 return r;
353}
354
355int radeon_mode_dumb_create(struct drm_file *file_priv,
356 struct drm_device *dev,
357 struct drm_mode_create_dumb *args)
358{
359 struct radeon_device *rdev = dev->dev_private;
360 struct drm_gem_object *gobj;
361 uint32_t handle;
362 int r;
363
364 args->pitch = radeon_align_pitch(rdev, args->width, args->bpp, 0) * ((args->bpp + 1) / 8);
365 args->size = args->pitch * args->height;
366 args->size = ALIGN(args->size, PAGE_SIZE);
367
368 r = radeon_gem_object_create(rdev, args->size, 0,
369 RADEON_GEM_DOMAIN_VRAM,
370 false, ttm_bo_type_device,
371 &gobj);
372 if (r)
373 return -ENOMEM;
374
375 r = drm_gem_handle_create(file_priv, gobj, &handle);
376 /* drop reference from allocate - handle holds it now */
377 drm_gem_object_unreference_unlocked(gobj);
378 if (r) {
379 return r;
380 }
381 args->handle = handle;
382 return 0;
383}
384
385int radeon_mode_dumb_destroy(struct drm_file *file_priv,
386 struct drm_device *dev,
387 uint32_t handle)
388{
389 return drm_gem_handle_delete(file_priv, handle);
390}
1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28#include "drmP.h"
29#include "drm.h"
30#include "radeon_drm.h"
31#include "radeon.h"
32
33int radeon_gem_object_init(struct drm_gem_object *obj)
34{
35 BUG();
36
37 return 0;
38}
39
40void radeon_gem_object_free(struct drm_gem_object *gobj)
41{
42 struct radeon_bo *robj = gem_to_radeon_bo(gobj);
43
44 if (robj) {
45 if (robj->gem_base.import_attach)
46 drm_prime_gem_destroy(&robj->gem_base, robj->tbo.sg);
47 radeon_bo_unref(&robj);
48 }
49}
50
51int radeon_gem_object_create(struct radeon_device *rdev, int size,
52 int alignment, int initial_domain,
53 bool discardable, bool kernel,
54 struct drm_gem_object **obj)
55{
56 struct radeon_bo *robj;
57 int r;
58
59 *obj = NULL;
60 /* At least align on page size */
61 if (alignment < PAGE_SIZE) {
62 alignment = PAGE_SIZE;
63 }
64 r = radeon_bo_create(rdev, size, alignment, kernel, initial_domain, NULL, &robj);
65 if (r) {
66 if (r != -ERESTARTSYS)
67 DRM_ERROR("Failed to allocate GEM object (%d, %d, %u, %d)\n",
68 size, initial_domain, alignment, r);
69 return r;
70 }
71 *obj = &robj->gem_base;
72
73 mutex_lock(&rdev->gem.mutex);
74 list_add_tail(&robj->list, &rdev->gem.objects);
75 mutex_unlock(&rdev->gem.mutex);
76
77 return 0;
78}
79
80int radeon_gem_set_domain(struct drm_gem_object *gobj,
81 uint32_t rdomain, uint32_t wdomain)
82{
83 struct radeon_bo *robj;
84 uint32_t domain;
85 int r;
86
87 /* FIXME: reeimplement */
88 robj = gem_to_radeon_bo(gobj);
89 /* work out where to validate the buffer to */
90 domain = wdomain;
91 if (!domain) {
92 domain = rdomain;
93 }
94 if (!domain) {
95 /* Do nothings */
96 printk(KERN_WARNING "Set domain without domain !\n");
97 return 0;
98 }
99 if (domain == RADEON_GEM_DOMAIN_CPU) {
100 /* Asking for cpu access wait for object idle */
101 r = radeon_bo_wait(robj, NULL, false);
102 if (r) {
103 printk(KERN_ERR "Failed to wait for object !\n");
104 return r;
105 }
106 }
107 return 0;
108}
109
110int radeon_gem_init(struct radeon_device *rdev)
111{
112 INIT_LIST_HEAD(&rdev->gem.objects);
113 return 0;
114}
115
116void radeon_gem_fini(struct radeon_device *rdev)
117{
118 radeon_bo_force_delete(rdev);
119}
120
121/*
122 * Call from drm_gem_handle_create which appear in both new and open ioctl
123 * case.
124 */
125int radeon_gem_object_open(struct drm_gem_object *obj, struct drm_file *file_priv)
126{
127 return 0;
128}
129
130void radeon_gem_object_close(struct drm_gem_object *obj,
131 struct drm_file *file_priv)
132{
133 struct radeon_bo *rbo = gem_to_radeon_bo(obj);
134 struct radeon_device *rdev = rbo->rdev;
135 struct radeon_fpriv *fpriv = file_priv->driver_priv;
136 struct radeon_vm *vm = &fpriv->vm;
137
138 if (rdev->family < CHIP_CAYMAN) {
139 return;
140 }
141
142 if (radeon_bo_reserve(rbo, false)) {
143 dev_err(rdev->dev, "leaking bo va because we fail to reserve bo\n");
144 return;
145 }
146 radeon_vm_bo_rmv(rdev, vm, rbo);
147 radeon_bo_unreserve(rbo);
148}
149
150static int radeon_gem_handle_lockup(struct radeon_device *rdev, int r)
151{
152 if (r == -EDEADLK) {
153 radeon_mutex_lock(&rdev->cs_mutex);
154 r = radeon_gpu_reset(rdev);
155 if (!r)
156 r = -EAGAIN;
157 radeon_mutex_unlock(&rdev->cs_mutex);
158 }
159 return r;
160}
161
162/*
163 * GEM ioctls.
164 */
165int radeon_gem_info_ioctl(struct drm_device *dev, void *data,
166 struct drm_file *filp)
167{
168 struct radeon_device *rdev = dev->dev_private;
169 struct drm_radeon_gem_info *args = data;
170 struct ttm_mem_type_manager *man;
171 unsigned i;
172
173 man = &rdev->mman.bdev.man[TTM_PL_VRAM];
174
175 args->vram_size = rdev->mc.real_vram_size;
176 args->vram_visible = (u64)man->size << PAGE_SHIFT;
177 if (rdev->stollen_vga_memory)
178 args->vram_visible -= radeon_bo_size(rdev->stollen_vga_memory);
179 args->vram_visible -= radeon_fbdev_total_size(rdev);
180 args->gart_size = rdev->mc.gtt_size - 4096 - RADEON_IB_POOL_SIZE*64*1024;
181 for(i = 0; i < RADEON_NUM_RINGS; ++i)
182 args->gart_size -= rdev->ring[i].ring_size;
183 return 0;
184}
185
186int radeon_gem_pread_ioctl(struct drm_device *dev, void *data,
187 struct drm_file *filp)
188{
189 /* TODO: implement */
190 DRM_ERROR("unimplemented %s\n", __func__);
191 return -ENOSYS;
192}
193
194int radeon_gem_pwrite_ioctl(struct drm_device *dev, void *data,
195 struct drm_file *filp)
196{
197 /* TODO: implement */
198 DRM_ERROR("unimplemented %s\n", __func__);
199 return -ENOSYS;
200}
201
202int radeon_gem_create_ioctl(struct drm_device *dev, void *data,
203 struct drm_file *filp)
204{
205 struct radeon_device *rdev = dev->dev_private;
206 struct drm_radeon_gem_create *args = data;
207 struct drm_gem_object *gobj;
208 uint32_t handle;
209 int r;
210
211 /* create a gem object to contain this object in */
212 args->size = roundup(args->size, PAGE_SIZE);
213 r = radeon_gem_object_create(rdev, args->size, args->alignment,
214 args->initial_domain, false,
215 false, &gobj);
216 if (r) {
217 r = radeon_gem_handle_lockup(rdev, r);
218 return r;
219 }
220 r = drm_gem_handle_create(filp, gobj, &handle);
221 /* drop reference from allocate - handle holds it now */
222 drm_gem_object_unreference_unlocked(gobj);
223 if (r) {
224 r = radeon_gem_handle_lockup(rdev, r);
225 return r;
226 }
227 args->handle = handle;
228 return 0;
229}
230
231int radeon_gem_set_domain_ioctl(struct drm_device *dev, void *data,
232 struct drm_file *filp)
233{
234 /* transition the BO to a domain -
235 * just validate the BO into a certain domain */
236 struct drm_radeon_gem_set_domain *args = data;
237 struct drm_gem_object *gobj;
238 struct radeon_bo *robj;
239 int r;
240
241 /* for now if someone requests domain CPU -
242 * just make sure the buffer is finished with */
243
244 /* just do a BO wait for now */
245 gobj = drm_gem_object_lookup(dev, filp, args->handle);
246 if (gobj == NULL) {
247 return -ENOENT;
248 }
249 robj = gem_to_radeon_bo(gobj);
250
251 r = radeon_gem_set_domain(gobj, args->read_domains, args->write_domain);
252
253 drm_gem_object_unreference_unlocked(gobj);
254 r = radeon_gem_handle_lockup(robj->rdev, r);
255 return r;
256}
257
258int radeon_mode_dumb_mmap(struct drm_file *filp,
259 struct drm_device *dev,
260 uint32_t handle, uint64_t *offset_p)
261{
262 struct drm_gem_object *gobj;
263 struct radeon_bo *robj;
264
265 gobj = drm_gem_object_lookup(dev, filp, handle);
266 if (gobj == NULL) {
267 return -ENOENT;
268 }
269 robj = gem_to_radeon_bo(gobj);
270 *offset_p = radeon_bo_mmap_offset(robj);
271 drm_gem_object_unreference_unlocked(gobj);
272 return 0;
273}
274
275int radeon_gem_mmap_ioctl(struct drm_device *dev, void *data,
276 struct drm_file *filp)
277{
278 struct drm_radeon_gem_mmap *args = data;
279
280 return radeon_mode_dumb_mmap(filp, dev, args->handle, &args->addr_ptr);
281}
282
283int radeon_gem_busy_ioctl(struct drm_device *dev, void *data,
284 struct drm_file *filp)
285{
286 struct radeon_device *rdev = dev->dev_private;
287 struct drm_radeon_gem_busy *args = data;
288 struct drm_gem_object *gobj;
289 struct radeon_bo *robj;
290 int r;
291 uint32_t cur_placement = 0;
292
293 gobj = drm_gem_object_lookup(dev, filp, args->handle);
294 if (gobj == NULL) {
295 return -ENOENT;
296 }
297 robj = gem_to_radeon_bo(gobj);
298 r = radeon_bo_wait(robj, &cur_placement, true);
299 switch (cur_placement) {
300 case TTM_PL_VRAM:
301 args->domain = RADEON_GEM_DOMAIN_VRAM;
302 break;
303 case TTM_PL_TT:
304 args->domain = RADEON_GEM_DOMAIN_GTT;
305 break;
306 case TTM_PL_SYSTEM:
307 args->domain = RADEON_GEM_DOMAIN_CPU;
308 default:
309 break;
310 }
311 drm_gem_object_unreference_unlocked(gobj);
312 r = radeon_gem_handle_lockup(rdev, r);
313 return r;
314}
315
316int radeon_gem_wait_idle_ioctl(struct drm_device *dev, void *data,
317 struct drm_file *filp)
318{
319 struct radeon_device *rdev = dev->dev_private;
320 struct drm_radeon_gem_wait_idle *args = data;
321 struct drm_gem_object *gobj;
322 struct radeon_bo *robj;
323 int r;
324
325 gobj = drm_gem_object_lookup(dev, filp, args->handle);
326 if (gobj == NULL) {
327 return -ENOENT;
328 }
329 robj = gem_to_radeon_bo(gobj);
330 r = radeon_bo_wait(robj, NULL, false);
331 /* callback hw specific functions if any */
332 if (rdev->asic->ioctl_wait_idle)
333 robj->rdev->asic->ioctl_wait_idle(rdev, robj);
334 drm_gem_object_unreference_unlocked(gobj);
335 r = radeon_gem_handle_lockup(rdev, r);
336 return r;
337}
338
339int radeon_gem_set_tiling_ioctl(struct drm_device *dev, void *data,
340 struct drm_file *filp)
341{
342 struct drm_radeon_gem_set_tiling *args = data;
343 struct drm_gem_object *gobj;
344 struct radeon_bo *robj;
345 int r = 0;
346
347 DRM_DEBUG("%d \n", args->handle);
348 gobj = drm_gem_object_lookup(dev, filp, args->handle);
349 if (gobj == NULL)
350 return -ENOENT;
351 robj = gem_to_radeon_bo(gobj);
352 r = radeon_bo_set_tiling_flags(robj, args->tiling_flags, args->pitch);
353 drm_gem_object_unreference_unlocked(gobj);
354 return r;
355}
356
357int radeon_gem_get_tiling_ioctl(struct drm_device *dev, void *data,
358 struct drm_file *filp)
359{
360 struct drm_radeon_gem_get_tiling *args = data;
361 struct drm_gem_object *gobj;
362 struct radeon_bo *rbo;
363 int r = 0;
364
365 DRM_DEBUG("\n");
366 gobj = drm_gem_object_lookup(dev, filp, args->handle);
367 if (gobj == NULL)
368 return -ENOENT;
369 rbo = gem_to_radeon_bo(gobj);
370 r = radeon_bo_reserve(rbo, false);
371 if (unlikely(r != 0))
372 goto out;
373 radeon_bo_get_tiling_flags(rbo, &args->tiling_flags, &args->pitch);
374 radeon_bo_unreserve(rbo);
375out:
376 drm_gem_object_unreference_unlocked(gobj);
377 return r;
378}
379
380int radeon_gem_va_ioctl(struct drm_device *dev, void *data,
381 struct drm_file *filp)
382{
383 struct drm_radeon_gem_va *args = data;
384 struct drm_gem_object *gobj;
385 struct radeon_device *rdev = dev->dev_private;
386 struct radeon_fpriv *fpriv = filp->driver_priv;
387 struct radeon_bo *rbo;
388 struct radeon_bo_va *bo_va;
389 u32 invalid_flags;
390 int r = 0;
391
392 if (!rdev->vm_manager.enabled) {
393 args->operation = RADEON_VA_RESULT_ERROR;
394 return -ENOTTY;
395 }
396
397 /* !! DONT REMOVE !!
398 * We don't support vm_id yet, to be sure we don't have have broken
399 * userspace, reject anyone trying to use non 0 value thus moving
400 * forward we can use those fields without breaking existant userspace
401 */
402 if (args->vm_id) {
403 args->operation = RADEON_VA_RESULT_ERROR;
404 return -EINVAL;
405 }
406
407 if (args->offset < RADEON_VA_RESERVED_SIZE) {
408 dev_err(&dev->pdev->dev,
409 "offset 0x%lX is in reserved area 0x%X\n",
410 (unsigned long)args->offset,
411 RADEON_VA_RESERVED_SIZE);
412 args->operation = RADEON_VA_RESULT_ERROR;
413 return -EINVAL;
414 }
415
416 /* don't remove, we need to enforce userspace to set the snooped flag
417 * otherwise we will endup with broken userspace and we won't be able
418 * to enable this feature without adding new interface
419 */
420 invalid_flags = RADEON_VM_PAGE_VALID | RADEON_VM_PAGE_SYSTEM;
421 if ((args->flags & invalid_flags)) {
422 dev_err(&dev->pdev->dev, "invalid flags 0x%08X vs 0x%08X\n",
423 args->flags, invalid_flags);
424 args->operation = RADEON_VA_RESULT_ERROR;
425 return -EINVAL;
426 }
427 if (!(args->flags & RADEON_VM_PAGE_SNOOPED)) {
428 dev_err(&dev->pdev->dev, "only supported snooped mapping for now\n");
429 args->operation = RADEON_VA_RESULT_ERROR;
430 return -EINVAL;
431 }
432
433 switch (args->operation) {
434 case RADEON_VA_MAP:
435 case RADEON_VA_UNMAP:
436 break;
437 default:
438 dev_err(&dev->pdev->dev, "unsupported operation %d\n",
439 args->operation);
440 args->operation = RADEON_VA_RESULT_ERROR;
441 return -EINVAL;
442 }
443
444 gobj = drm_gem_object_lookup(dev, filp, args->handle);
445 if (gobj == NULL) {
446 args->operation = RADEON_VA_RESULT_ERROR;
447 return -ENOENT;
448 }
449 rbo = gem_to_radeon_bo(gobj);
450 r = radeon_bo_reserve(rbo, false);
451 if (r) {
452 args->operation = RADEON_VA_RESULT_ERROR;
453 drm_gem_object_unreference_unlocked(gobj);
454 return r;
455 }
456 switch (args->operation) {
457 case RADEON_VA_MAP:
458 bo_va = radeon_bo_va(rbo, &fpriv->vm);
459 if (bo_va) {
460 args->operation = RADEON_VA_RESULT_VA_EXIST;
461 args->offset = bo_va->soffset;
462 goto out;
463 }
464 r = radeon_vm_bo_add(rdev, &fpriv->vm, rbo,
465 args->offset, args->flags);
466 break;
467 case RADEON_VA_UNMAP:
468 r = radeon_vm_bo_rmv(rdev, &fpriv->vm, rbo);
469 break;
470 default:
471 break;
472 }
473 args->operation = RADEON_VA_RESULT_OK;
474 if (r) {
475 args->operation = RADEON_VA_RESULT_ERROR;
476 }
477out:
478 radeon_bo_unreserve(rbo);
479 drm_gem_object_unreference_unlocked(gobj);
480 return r;
481}
482
483int radeon_mode_dumb_create(struct drm_file *file_priv,
484 struct drm_device *dev,
485 struct drm_mode_create_dumb *args)
486{
487 struct radeon_device *rdev = dev->dev_private;
488 struct drm_gem_object *gobj;
489 uint32_t handle;
490 int r;
491
492 args->pitch = radeon_align_pitch(rdev, args->width, args->bpp, 0) * ((args->bpp + 1) / 8);
493 args->size = args->pitch * args->height;
494 args->size = ALIGN(args->size, PAGE_SIZE);
495
496 r = radeon_gem_object_create(rdev, args->size, 0,
497 RADEON_GEM_DOMAIN_VRAM,
498 false, ttm_bo_type_device,
499 &gobj);
500 if (r)
501 return -ENOMEM;
502
503 r = drm_gem_handle_create(file_priv, gobj, &handle);
504 /* drop reference from allocate - handle holds it now */
505 drm_gem_object_unreference_unlocked(gobj);
506 if (r) {
507 return r;
508 }
509 args->handle = handle;
510 return 0;
511}
512
513int radeon_mode_dumb_destroy(struct drm_file *file_priv,
514 struct drm_device *dev,
515 uint32_t handle)
516{
517 return drm_gem_handle_delete(file_priv, handle);
518}