Loading...
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * MUSB OTG driver - support for Mentor's DMA controller
4 *
5 * Copyright 2005 Mentor Graphics Corporation
6 * Copyright (C) 2005-2007 by Texas Instruments
7 */
8#include <linux/device.h>
9#include <linux/interrupt.h>
10#include <linux/platform_device.h>
11#include <linux/slab.h>
12#include "musb_core.h"
13#include "musb_dma.h"
14
15#define MUSB_HSDMA_CHANNEL_OFFSET(_bchannel, _offset) \
16 (MUSB_HSDMA_BASE + (_bchannel << 4) + _offset)
17
18#define musb_read_hsdma_addr(mbase, bchannel) \
19 musb_readl(mbase, \
20 MUSB_HSDMA_CHANNEL_OFFSET(bchannel, MUSB_HSDMA_ADDRESS))
21
22#define musb_write_hsdma_addr(mbase, bchannel, addr) \
23 musb_writel(mbase, \
24 MUSB_HSDMA_CHANNEL_OFFSET(bchannel, MUSB_HSDMA_ADDRESS), \
25 addr)
26
27#define musb_read_hsdma_count(mbase, bchannel) \
28 musb_readl(mbase, \
29 MUSB_HSDMA_CHANNEL_OFFSET(bchannel, MUSB_HSDMA_COUNT))
30
31#define musb_write_hsdma_count(mbase, bchannel, len) \
32 musb_writel(mbase, \
33 MUSB_HSDMA_CHANNEL_OFFSET(bchannel, MUSB_HSDMA_COUNT), \
34 len)
35/* control register (16-bit): */
36#define MUSB_HSDMA_ENABLE_SHIFT 0
37#define MUSB_HSDMA_TRANSMIT_SHIFT 1
38#define MUSB_HSDMA_MODE1_SHIFT 2
39#define MUSB_HSDMA_IRQENABLE_SHIFT 3
40#define MUSB_HSDMA_ENDPOINT_SHIFT 4
41#define MUSB_HSDMA_BUSERROR_SHIFT 8
42#define MUSB_HSDMA_BURSTMODE_SHIFT 9
43#define MUSB_HSDMA_BURSTMODE (3 << MUSB_HSDMA_BURSTMODE_SHIFT)
44#define MUSB_HSDMA_BURSTMODE_UNSPEC 0
45#define MUSB_HSDMA_BURSTMODE_INCR4 1
46#define MUSB_HSDMA_BURSTMODE_INCR8 2
47#define MUSB_HSDMA_BURSTMODE_INCR16 3
48
49#define MUSB_HSDMA_CHANNELS 8
50
51struct musb_dma_controller;
52
53struct musb_dma_channel {
54 struct dma_channel channel;
55 struct musb_dma_controller *controller;
56 u32 start_addr;
57 u32 len;
58 u16 max_packet_sz;
59 u8 idx;
60 u8 epnum;
61 u8 transmit;
62};
63
64struct musb_dma_controller {
65 struct dma_controller controller;
66 struct musb_dma_channel channel[MUSB_HSDMA_CHANNELS];
67 void *private_data;
68 void __iomem *base;
69 u8 channel_count;
70 u8 used_channels;
71 int irq;
72};
73
74static void dma_channel_release(struct dma_channel *channel);
75
76static void dma_controller_stop(struct musb_dma_controller *controller)
77{
78 struct musb *musb = controller->private_data;
79 struct dma_channel *channel;
80 u8 bit;
81
82 if (controller->used_channels != 0) {
83 dev_err(musb->controller,
84 "Stopping DMA controller while channel active\n");
85
86 for (bit = 0; bit < MUSB_HSDMA_CHANNELS; bit++) {
87 if (controller->used_channels & (1 << bit)) {
88 channel = &controller->channel[bit].channel;
89 dma_channel_release(channel);
90
91 if (!controller->used_channels)
92 break;
93 }
94 }
95 }
96}
97
98static struct dma_channel *dma_channel_allocate(struct dma_controller *c,
99 struct musb_hw_ep *hw_ep, u8 transmit)
100{
101 struct musb_dma_controller *controller = container_of(c,
102 struct musb_dma_controller, controller);
103 struct musb_dma_channel *musb_channel = NULL;
104 struct dma_channel *channel = NULL;
105 u8 bit;
106
107 for (bit = 0; bit < MUSB_HSDMA_CHANNELS; bit++) {
108 if (!(controller->used_channels & (1 << bit))) {
109 controller->used_channels |= (1 << bit);
110 musb_channel = &(controller->channel[bit]);
111 musb_channel->controller = controller;
112 musb_channel->idx = bit;
113 musb_channel->epnum = hw_ep->epnum;
114 musb_channel->transmit = transmit;
115 channel = &(musb_channel->channel);
116 channel->private_data = musb_channel;
117 channel->status = MUSB_DMA_STATUS_FREE;
118 channel->max_len = 0x100000;
119 /* Tx => mode 1; Rx => mode 0 */
120 channel->desired_mode = transmit;
121 channel->actual_len = 0;
122 break;
123 }
124 }
125
126 return channel;
127}
128
129static void dma_channel_release(struct dma_channel *channel)
130{
131 struct musb_dma_channel *musb_channel = channel->private_data;
132
133 channel->actual_len = 0;
134 musb_channel->start_addr = 0;
135 musb_channel->len = 0;
136
137 musb_channel->controller->used_channels &=
138 ~(1 << musb_channel->idx);
139
140 channel->status = MUSB_DMA_STATUS_UNKNOWN;
141}
142
143static void configure_channel(struct dma_channel *channel,
144 u16 packet_sz, u8 mode,
145 dma_addr_t dma_addr, u32 len)
146{
147 struct musb_dma_channel *musb_channel = channel->private_data;
148 struct musb_dma_controller *controller = musb_channel->controller;
149 struct musb *musb = controller->private_data;
150 void __iomem *mbase = controller->base;
151 u8 bchannel = musb_channel->idx;
152 u16 csr = 0;
153
154 musb_dbg(musb, "%p, pkt_sz %d, addr %pad, len %d, mode %d",
155 channel, packet_sz, &dma_addr, len, mode);
156
157 if (mode) {
158 csr |= 1 << MUSB_HSDMA_MODE1_SHIFT;
159 BUG_ON(len < packet_sz);
160 }
161 csr |= MUSB_HSDMA_BURSTMODE_INCR16
162 << MUSB_HSDMA_BURSTMODE_SHIFT;
163
164 csr |= (musb_channel->epnum << MUSB_HSDMA_ENDPOINT_SHIFT)
165 | (1 << MUSB_HSDMA_ENABLE_SHIFT)
166 | (1 << MUSB_HSDMA_IRQENABLE_SHIFT)
167 | (musb_channel->transmit
168 ? (1 << MUSB_HSDMA_TRANSMIT_SHIFT)
169 : 0);
170
171 /* address/count */
172 musb_write_hsdma_addr(mbase, bchannel, dma_addr);
173 musb_write_hsdma_count(mbase, bchannel, len);
174
175 /* control (this should start things) */
176 musb_writew(mbase,
177 MUSB_HSDMA_CHANNEL_OFFSET(bchannel, MUSB_HSDMA_CONTROL),
178 csr);
179}
180
181static int dma_channel_program(struct dma_channel *channel,
182 u16 packet_sz, u8 mode,
183 dma_addr_t dma_addr, u32 len)
184{
185 struct musb_dma_channel *musb_channel = channel->private_data;
186 struct musb_dma_controller *controller = musb_channel->controller;
187 struct musb *musb = controller->private_data;
188
189 musb_dbg(musb, "ep%d-%s pkt_sz %d, dma_addr %pad length %d, mode %d",
190 musb_channel->epnum,
191 musb_channel->transmit ? "Tx" : "Rx",
192 packet_sz, &dma_addr, len, mode);
193
194 BUG_ON(channel->status == MUSB_DMA_STATUS_UNKNOWN ||
195 channel->status == MUSB_DMA_STATUS_BUSY);
196
197 /*
198 * The DMA engine in RTL1.8 and above cannot handle
199 * DMA addresses that are not aligned to a 4 byte boundary.
200 * It ends up masking the last two bits of the address
201 * programmed in DMA_ADDR.
202 *
203 * Fail such DMA transfers, so that the backup PIO mode
204 * can carry out the transfer
205 */
206 if ((musb->hwvers >= MUSB_HWVERS_1800) && (dma_addr % 4))
207 return false;
208
209 channel->actual_len = 0;
210 musb_channel->start_addr = dma_addr;
211 musb_channel->len = len;
212 musb_channel->max_packet_sz = packet_sz;
213 channel->status = MUSB_DMA_STATUS_BUSY;
214
215 configure_channel(channel, packet_sz, mode, dma_addr, len);
216
217 return true;
218}
219
220static int dma_channel_abort(struct dma_channel *channel)
221{
222 struct musb_dma_channel *musb_channel = channel->private_data;
223 void __iomem *mbase = musb_channel->controller->base;
224 struct musb *musb = musb_channel->controller->private_data;
225
226 u8 bchannel = musb_channel->idx;
227 int offset;
228 u16 csr;
229
230 if (channel->status == MUSB_DMA_STATUS_BUSY) {
231 if (musb_channel->transmit) {
232 offset = musb->io.ep_offset(musb_channel->epnum,
233 MUSB_TXCSR);
234
235 /*
236 * The programming guide says that we must clear
237 * the DMAENAB bit before the DMAMODE bit...
238 */
239 csr = musb_readw(mbase, offset);
240 csr &= ~(MUSB_TXCSR_AUTOSET | MUSB_TXCSR_DMAENAB);
241 musb_writew(mbase, offset, csr);
242 csr &= ~MUSB_TXCSR_DMAMODE;
243 musb_writew(mbase, offset, csr);
244 } else {
245 offset = musb->io.ep_offset(musb_channel->epnum,
246 MUSB_RXCSR);
247
248 csr = musb_readw(mbase, offset);
249 csr &= ~(MUSB_RXCSR_AUTOCLEAR |
250 MUSB_RXCSR_DMAENAB |
251 MUSB_RXCSR_DMAMODE);
252 musb_writew(mbase, offset, csr);
253 }
254
255 musb_writew(mbase,
256 MUSB_HSDMA_CHANNEL_OFFSET(bchannel, MUSB_HSDMA_CONTROL),
257 0);
258 musb_write_hsdma_addr(mbase, bchannel, 0);
259 musb_write_hsdma_count(mbase, bchannel, 0);
260 channel->status = MUSB_DMA_STATUS_FREE;
261 }
262
263 return 0;
264}
265
266irqreturn_t dma_controller_irq(int irq, void *private_data)
267{
268 struct musb_dma_controller *controller = private_data;
269 struct musb *musb = controller->private_data;
270 struct musb_dma_channel *musb_channel;
271 struct dma_channel *channel;
272
273 void __iomem *mbase = controller->base;
274
275 irqreturn_t retval = IRQ_NONE;
276
277 unsigned long flags;
278
279 u8 bchannel;
280 u8 int_hsdma;
281
282 u32 addr, count;
283 u16 csr;
284
285 spin_lock_irqsave(&musb->lock, flags);
286
287 int_hsdma = musb_clearb(mbase, MUSB_HSDMA_INTR);
288
289 if (!int_hsdma) {
290 musb_dbg(musb, "spurious DMA irq");
291
292 for (bchannel = 0; bchannel < MUSB_HSDMA_CHANNELS; bchannel++) {
293 musb_channel = (struct musb_dma_channel *)
294 &(controller->channel[bchannel]);
295 channel = &musb_channel->channel;
296 if (channel->status == MUSB_DMA_STATUS_BUSY) {
297 count = musb_read_hsdma_count(mbase, bchannel);
298
299 if (count == 0)
300 int_hsdma |= (1 << bchannel);
301 }
302 }
303
304 musb_dbg(musb, "int_hsdma = 0x%x", int_hsdma);
305
306 if (!int_hsdma)
307 goto done;
308 }
309
310 for (bchannel = 0; bchannel < MUSB_HSDMA_CHANNELS; bchannel++) {
311 if (int_hsdma & (1 << bchannel)) {
312 musb_channel = (struct musb_dma_channel *)
313 &(controller->channel[bchannel]);
314 channel = &musb_channel->channel;
315
316 csr = musb_readw(mbase,
317 MUSB_HSDMA_CHANNEL_OFFSET(bchannel,
318 MUSB_HSDMA_CONTROL));
319
320 if (csr & (1 << MUSB_HSDMA_BUSERROR_SHIFT)) {
321 musb_channel->channel.status =
322 MUSB_DMA_STATUS_BUS_ABORT;
323 } else {
324 addr = musb_read_hsdma_addr(mbase,
325 bchannel);
326 channel->actual_len = addr
327 - musb_channel->start_addr;
328
329 musb_dbg(musb, "ch %p, 0x%x -> 0x%x (%zu / %d) %s",
330 channel, musb_channel->start_addr,
331 addr, channel->actual_len,
332 musb_channel->len,
333 (channel->actual_len
334 < musb_channel->len) ?
335 "=> reconfig 0" : "=> complete");
336
337 channel->status = MUSB_DMA_STATUS_FREE;
338
339 /* completed */
340 if (musb_channel->transmit &&
341 (!channel->desired_mode ||
342 (channel->actual_len %
343 musb_channel->max_packet_sz))) {
344 u8 epnum = musb_channel->epnum;
345 int offset = musb->io.ep_offset(epnum,
346 MUSB_TXCSR);
347 u16 txcsr;
348
349 /*
350 * The programming guide says that we
351 * must clear DMAENAB before DMAMODE.
352 */
353 musb_ep_select(mbase, epnum);
354 txcsr = musb_readw(mbase, offset);
355 if (channel->desired_mode == 1) {
356 txcsr &= ~(MUSB_TXCSR_DMAENAB
357 | MUSB_TXCSR_AUTOSET);
358 musb_writew(mbase, offset, txcsr);
359 /* Send out the packet */
360 txcsr &= ~MUSB_TXCSR_DMAMODE;
361 txcsr |= MUSB_TXCSR_DMAENAB;
362 }
363 txcsr |= MUSB_TXCSR_TXPKTRDY;
364 musb_writew(mbase, offset, txcsr);
365 }
366 musb_dma_completion(musb, musb_channel->epnum,
367 musb_channel->transmit);
368 }
369 }
370 }
371
372 retval = IRQ_HANDLED;
373done:
374 spin_unlock_irqrestore(&musb->lock, flags);
375 return retval;
376}
377EXPORT_SYMBOL_GPL(dma_controller_irq);
378
379void musbhs_dma_controller_destroy(struct dma_controller *c)
380{
381 struct musb_dma_controller *controller = container_of(c,
382 struct musb_dma_controller, controller);
383
384 dma_controller_stop(controller);
385
386 if (controller->irq)
387 free_irq(controller->irq, c);
388
389 kfree(controller);
390}
391EXPORT_SYMBOL_GPL(musbhs_dma_controller_destroy);
392
393static struct musb_dma_controller *
394dma_controller_alloc(struct musb *musb, void __iomem *base)
395{
396 struct musb_dma_controller *controller;
397
398 controller = kzalloc(sizeof(*controller), GFP_KERNEL);
399 if (!controller)
400 return NULL;
401
402 controller->channel_count = MUSB_HSDMA_CHANNELS;
403 controller->private_data = musb;
404 controller->base = base;
405
406 controller->controller.channel_alloc = dma_channel_allocate;
407 controller->controller.channel_release = dma_channel_release;
408 controller->controller.channel_program = dma_channel_program;
409 controller->controller.channel_abort = dma_channel_abort;
410 return controller;
411}
412
413struct dma_controller *
414musbhs_dma_controller_create(struct musb *musb, void __iomem *base)
415{
416 struct musb_dma_controller *controller;
417 struct device *dev = musb->controller;
418 struct platform_device *pdev = to_platform_device(dev);
419 int irq = platform_get_irq_byname(pdev, "dma");
420
421 if (irq <= 0) {
422 dev_err(dev, "No DMA interrupt line!\n");
423 return NULL;
424 }
425
426 controller = dma_controller_alloc(musb, base);
427 if (!controller)
428 return NULL;
429
430 if (request_irq(irq, dma_controller_irq, 0,
431 dev_name(musb->controller), controller)) {
432 dev_err(dev, "request_irq %d failed!\n", irq);
433 musb_dma_controller_destroy(&controller->controller);
434
435 return NULL;
436 }
437
438 controller->irq = irq;
439
440 return &controller->controller;
441}
442EXPORT_SYMBOL_GPL(musbhs_dma_controller_create);
443
444struct dma_controller *
445musbhs_dma_controller_create_noirq(struct musb *musb, void __iomem *base)
446{
447 struct musb_dma_controller *controller;
448
449 controller = dma_controller_alloc(musb, base);
450 if (!controller)
451 return NULL;
452
453 return &controller->controller;
454}
455EXPORT_SYMBOL_GPL(musbhs_dma_controller_create_noirq);
1/*
2 * MUSB OTG driver - support for Mentor's DMA controller
3 *
4 * Copyright 2005 Mentor Graphics Corporation
5 * Copyright (C) 2005-2007 by Texas Instruments
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License
9 * version 2 as published by the Free Software Foundation.
10 *
11 * This program is distributed in the hope that it will be useful, but
12 * WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
19 * 02110-1301 USA
20 *
21 * THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED
22 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
23 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
24 * NO EVENT SHALL THE AUTHORS BE LIABLE FOR ANY DIRECT, INDIRECT,
25 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
26 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
27 * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
28 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
30 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31 *
32 */
33#include <linux/device.h>
34#include <linux/interrupt.h>
35#include <linux/platform_device.h>
36#include <linux/slab.h>
37#include "musb_core.h"
38#include "musbhsdma.h"
39
40static void dma_channel_release(struct dma_channel *channel);
41
42static void dma_controller_stop(struct musb_dma_controller *controller)
43{
44 struct musb *musb = controller->private_data;
45 struct dma_channel *channel;
46 u8 bit;
47
48 if (controller->used_channels != 0) {
49 dev_err(musb->controller,
50 "Stopping DMA controller while channel active\n");
51
52 for (bit = 0; bit < MUSB_HSDMA_CHANNELS; bit++) {
53 if (controller->used_channels & (1 << bit)) {
54 channel = &controller->channel[bit].channel;
55 dma_channel_release(channel);
56
57 if (!controller->used_channels)
58 break;
59 }
60 }
61 }
62}
63
64static struct dma_channel *dma_channel_allocate(struct dma_controller *c,
65 struct musb_hw_ep *hw_ep, u8 transmit)
66{
67 struct musb_dma_controller *controller = container_of(c,
68 struct musb_dma_controller, controller);
69 struct musb_dma_channel *musb_channel = NULL;
70 struct dma_channel *channel = NULL;
71 u8 bit;
72
73 for (bit = 0; bit < MUSB_HSDMA_CHANNELS; bit++) {
74 if (!(controller->used_channels & (1 << bit))) {
75 controller->used_channels |= (1 << bit);
76 musb_channel = &(controller->channel[bit]);
77 musb_channel->controller = controller;
78 musb_channel->idx = bit;
79 musb_channel->epnum = hw_ep->epnum;
80 musb_channel->transmit = transmit;
81 channel = &(musb_channel->channel);
82 channel->private_data = musb_channel;
83 channel->status = MUSB_DMA_STATUS_FREE;
84 channel->max_len = 0x100000;
85 /* Tx => mode 1; Rx => mode 0 */
86 channel->desired_mode = transmit;
87 channel->actual_len = 0;
88 break;
89 }
90 }
91
92 return channel;
93}
94
95static void dma_channel_release(struct dma_channel *channel)
96{
97 struct musb_dma_channel *musb_channel = channel->private_data;
98
99 channel->actual_len = 0;
100 musb_channel->start_addr = 0;
101 musb_channel->len = 0;
102
103 musb_channel->controller->used_channels &=
104 ~(1 << musb_channel->idx);
105
106 channel->status = MUSB_DMA_STATUS_UNKNOWN;
107}
108
109static void configure_channel(struct dma_channel *channel,
110 u16 packet_sz, u8 mode,
111 dma_addr_t dma_addr, u32 len)
112{
113 struct musb_dma_channel *musb_channel = channel->private_data;
114 struct musb_dma_controller *controller = musb_channel->controller;
115 struct musb *musb = controller->private_data;
116 void __iomem *mbase = controller->base;
117 u8 bchannel = musb_channel->idx;
118 u16 csr = 0;
119
120 musb_dbg(musb, "%p, pkt_sz %d, addr %pad, len %d, mode %d",
121 channel, packet_sz, &dma_addr, len, mode);
122
123 if (mode) {
124 csr |= 1 << MUSB_HSDMA_MODE1_SHIFT;
125 BUG_ON(len < packet_sz);
126 }
127 csr |= MUSB_HSDMA_BURSTMODE_INCR16
128 << MUSB_HSDMA_BURSTMODE_SHIFT;
129
130 csr |= (musb_channel->epnum << MUSB_HSDMA_ENDPOINT_SHIFT)
131 | (1 << MUSB_HSDMA_ENABLE_SHIFT)
132 | (1 << MUSB_HSDMA_IRQENABLE_SHIFT)
133 | (musb_channel->transmit
134 ? (1 << MUSB_HSDMA_TRANSMIT_SHIFT)
135 : 0);
136
137 /* address/count */
138 musb_write_hsdma_addr(mbase, bchannel, dma_addr);
139 musb_write_hsdma_count(mbase, bchannel, len);
140
141 /* control (this should start things) */
142 musb_writew(mbase,
143 MUSB_HSDMA_CHANNEL_OFFSET(bchannel, MUSB_HSDMA_CONTROL),
144 csr);
145}
146
147static int dma_channel_program(struct dma_channel *channel,
148 u16 packet_sz, u8 mode,
149 dma_addr_t dma_addr, u32 len)
150{
151 struct musb_dma_channel *musb_channel = channel->private_data;
152 struct musb_dma_controller *controller = musb_channel->controller;
153 struct musb *musb = controller->private_data;
154
155 musb_dbg(musb, "ep%d-%s pkt_sz %d, dma_addr %pad length %d, mode %d",
156 musb_channel->epnum,
157 musb_channel->transmit ? "Tx" : "Rx",
158 packet_sz, &dma_addr, len, mode);
159
160 BUG_ON(channel->status == MUSB_DMA_STATUS_UNKNOWN ||
161 channel->status == MUSB_DMA_STATUS_BUSY);
162
163 /* Let targets check/tweak the arguments */
164 if (musb->ops->adjust_channel_params) {
165 int ret = musb->ops->adjust_channel_params(channel,
166 packet_sz, &mode, &dma_addr, &len);
167 if (ret)
168 return ret;
169 }
170
171 /*
172 * The DMA engine in RTL1.8 and above cannot handle
173 * DMA addresses that are not aligned to a 4 byte boundary.
174 * It ends up masking the last two bits of the address
175 * programmed in DMA_ADDR.
176 *
177 * Fail such DMA transfers, so that the backup PIO mode
178 * can carry out the transfer
179 */
180 if ((musb->hwvers >= MUSB_HWVERS_1800) && (dma_addr % 4))
181 return false;
182
183 channel->actual_len = 0;
184 musb_channel->start_addr = dma_addr;
185 musb_channel->len = len;
186 musb_channel->max_packet_sz = packet_sz;
187 channel->status = MUSB_DMA_STATUS_BUSY;
188
189 configure_channel(channel, packet_sz, mode, dma_addr, len);
190
191 return true;
192}
193
194static int dma_channel_abort(struct dma_channel *channel)
195{
196 struct musb_dma_channel *musb_channel = channel->private_data;
197 void __iomem *mbase = musb_channel->controller->base;
198 struct musb *musb = musb_channel->controller->private_data;
199
200 u8 bchannel = musb_channel->idx;
201 int offset;
202 u16 csr;
203
204 if (channel->status == MUSB_DMA_STATUS_BUSY) {
205 if (musb_channel->transmit) {
206 offset = musb->io.ep_offset(musb_channel->epnum,
207 MUSB_TXCSR);
208
209 /*
210 * The programming guide says that we must clear
211 * the DMAENAB bit before the DMAMODE bit...
212 */
213 csr = musb_readw(mbase, offset);
214 csr &= ~(MUSB_TXCSR_AUTOSET | MUSB_TXCSR_DMAENAB);
215 musb_writew(mbase, offset, csr);
216 csr &= ~MUSB_TXCSR_DMAMODE;
217 musb_writew(mbase, offset, csr);
218 } else {
219 offset = musb->io.ep_offset(musb_channel->epnum,
220 MUSB_RXCSR);
221
222 csr = musb_readw(mbase, offset);
223 csr &= ~(MUSB_RXCSR_AUTOCLEAR |
224 MUSB_RXCSR_DMAENAB |
225 MUSB_RXCSR_DMAMODE);
226 musb_writew(mbase, offset, csr);
227 }
228
229 musb_writew(mbase,
230 MUSB_HSDMA_CHANNEL_OFFSET(bchannel, MUSB_HSDMA_CONTROL),
231 0);
232 musb_write_hsdma_addr(mbase, bchannel, 0);
233 musb_write_hsdma_count(mbase, bchannel, 0);
234 channel->status = MUSB_DMA_STATUS_FREE;
235 }
236
237 return 0;
238}
239
240static irqreturn_t dma_controller_irq(int irq, void *private_data)
241{
242 struct musb_dma_controller *controller = private_data;
243 struct musb *musb = controller->private_data;
244 struct musb_dma_channel *musb_channel;
245 struct dma_channel *channel;
246
247 void __iomem *mbase = controller->base;
248
249 irqreturn_t retval = IRQ_NONE;
250
251 unsigned long flags;
252
253 u8 bchannel;
254 u8 int_hsdma;
255
256 u32 addr, count;
257 u16 csr;
258
259 spin_lock_irqsave(&musb->lock, flags);
260
261 int_hsdma = musb_readb(mbase, MUSB_HSDMA_INTR);
262
263#ifdef CONFIG_BLACKFIN
264 /* Clear DMA interrupt flags */
265 musb_writeb(mbase, MUSB_HSDMA_INTR, int_hsdma);
266#endif
267
268 if (!int_hsdma) {
269 musb_dbg(musb, "spurious DMA irq");
270
271 for (bchannel = 0; bchannel < MUSB_HSDMA_CHANNELS; bchannel++) {
272 musb_channel = (struct musb_dma_channel *)
273 &(controller->channel[bchannel]);
274 channel = &musb_channel->channel;
275 if (channel->status == MUSB_DMA_STATUS_BUSY) {
276 count = musb_read_hsdma_count(mbase, bchannel);
277
278 if (count == 0)
279 int_hsdma |= (1 << bchannel);
280 }
281 }
282
283 musb_dbg(musb, "int_hsdma = 0x%x", int_hsdma);
284
285 if (!int_hsdma)
286 goto done;
287 }
288
289 for (bchannel = 0; bchannel < MUSB_HSDMA_CHANNELS; bchannel++) {
290 if (int_hsdma & (1 << bchannel)) {
291 musb_channel = (struct musb_dma_channel *)
292 &(controller->channel[bchannel]);
293 channel = &musb_channel->channel;
294
295 csr = musb_readw(mbase,
296 MUSB_HSDMA_CHANNEL_OFFSET(bchannel,
297 MUSB_HSDMA_CONTROL));
298
299 if (csr & (1 << MUSB_HSDMA_BUSERROR_SHIFT)) {
300 musb_channel->channel.status =
301 MUSB_DMA_STATUS_BUS_ABORT;
302 } else {
303 u8 devctl;
304
305 addr = musb_read_hsdma_addr(mbase,
306 bchannel);
307 channel->actual_len = addr
308 - musb_channel->start_addr;
309
310 musb_dbg(musb, "ch %p, 0x%x -> 0x%x (%zu / %d) %s",
311 channel, musb_channel->start_addr,
312 addr, channel->actual_len,
313 musb_channel->len,
314 (channel->actual_len
315 < musb_channel->len) ?
316 "=> reconfig 0" : "=> complete");
317
318 devctl = musb_readb(mbase, MUSB_DEVCTL);
319
320 channel->status = MUSB_DMA_STATUS_FREE;
321
322 /* completed */
323 if ((devctl & MUSB_DEVCTL_HM)
324 && (musb_channel->transmit)
325 && ((channel->desired_mode == 0)
326 || (channel->actual_len &
327 (musb_channel->max_packet_sz - 1)))
328 ) {
329 u8 epnum = musb_channel->epnum;
330 int offset = musb->io.ep_offset(epnum,
331 MUSB_TXCSR);
332 u16 txcsr;
333
334 /*
335 * The programming guide says that we
336 * must clear DMAENAB before DMAMODE.
337 */
338 musb_ep_select(mbase, epnum);
339 txcsr = musb_readw(mbase, offset);
340 txcsr &= ~(MUSB_TXCSR_DMAENAB
341 | MUSB_TXCSR_AUTOSET);
342 musb_writew(mbase, offset, txcsr);
343 /* Send out the packet */
344 txcsr &= ~MUSB_TXCSR_DMAMODE;
345 txcsr |= MUSB_TXCSR_TXPKTRDY;
346 musb_writew(mbase, offset, txcsr);
347 }
348 musb_dma_completion(musb, musb_channel->epnum,
349 musb_channel->transmit);
350 }
351 }
352 }
353
354 retval = IRQ_HANDLED;
355done:
356 spin_unlock_irqrestore(&musb->lock, flags);
357 return retval;
358}
359
360void musbhs_dma_controller_destroy(struct dma_controller *c)
361{
362 struct musb_dma_controller *controller = container_of(c,
363 struct musb_dma_controller, controller);
364
365 dma_controller_stop(controller);
366
367 if (controller->irq)
368 free_irq(controller->irq, c);
369
370 kfree(controller);
371}
372EXPORT_SYMBOL_GPL(musbhs_dma_controller_destroy);
373
374struct dma_controller *musbhs_dma_controller_create(struct musb *musb,
375 void __iomem *base)
376{
377 struct musb_dma_controller *controller;
378 struct device *dev = musb->controller;
379 struct platform_device *pdev = to_platform_device(dev);
380 int irq = platform_get_irq_byname(pdev, "dma");
381
382 if (irq <= 0) {
383 dev_err(dev, "No DMA interrupt line!\n");
384 return NULL;
385 }
386
387 controller = kzalloc(sizeof(*controller), GFP_KERNEL);
388 if (!controller)
389 return NULL;
390
391 controller->channel_count = MUSB_HSDMA_CHANNELS;
392 controller->private_data = musb;
393 controller->base = base;
394
395 controller->controller.channel_alloc = dma_channel_allocate;
396 controller->controller.channel_release = dma_channel_release;
397 controller->controller.channel_program = dma_channel_program;
398 controller->controller.channel_abort = dma_channel_abort;
399
400 if (request_irq(irq, dma_controller_irq, 0,
401 dev_name(musb->controller), &controller->controller)) {
402 dev_err(dev, "request_irq %d failed!\n", irq);
403 musb_dma_controller_destroy(&controller->controller);
404
405 return NULL;
406 }
407
408 controller->irq = irq;
409
410 return &controller->controller;
411}
412EXPORT_SYMBOL_GPL(musbhs_dma_controller_create);