Loading...
1/*
2 * Common prep/pmac/chrp boot and setup code.
3 */
4
5#include <linux/module.h>
6#include <linux/string.h>
7#include <linux/sched.h>
8#include <linux/init.h>
9#include <linux/kernel.h>
10#include <linux/reboot.h>
11#include <linux/delay.h>
12#include <linux/initrd.h>
13#include <linux/tty.h>
14#include <linux/seq_file.h>
15#include <linux/root_dev.h>
16#include <linux/cpu.h>
17#include <linux/console.h>
18#include <linux/memblock.h>
19#include <linux/export.h>
20
21#include <asm/io.h>
22#include <asm/prom.h>
23#include <asm/processor.h>
24#include <asm/pgtable.h>
25#include <asm/setup.h>
26#include <asm/smp.h>
27#include <asm/elf.h>
28#include <asm/cputable.h>
29#include <asm/bootx.h>
30#include <asm/btext.h>
31#include <asm/machdep.h>
32#include <linux/uaccess.h>
33#include <asm/pmac_feature.h>
34#include <asm/sections.h>
35#include <asm/nvram.h>
36#include <asm/xmon.h>
37#include <asm/time.h>
38#include <asm/serial.h>
39#include <asm/udbg.h>
40#include <asm/code-patching.h>
41#include <asm/cpu_has_feature.h>
42#include <asm/asm-prototypes.h>
43
44#define DBG(fmt...)
45
46extern void bootx_init(unsigned long r4, unsigned long phys);
47
48int boot_cpuid_phys;
49EXPORT_SYMBOL_GPL(boot_cpuid_phys);
50
51int smp_hw_index[NR_CPUS];
52EXPORT_SYMBOL(smp_hw_index);
53
54unsigned long ISA_DMA_THRESHOLD;
55unsigned int DMA_MODE_READ;
56unsigned int DMA_MODE_WRITE;
57
58EXPORT_SYMBOL(ISA_DMA_THRESHOLD);
59EXPORT_SYMBOL(DMA_MODE_READ);
60EXPORT_SYMBOL(DMA_MODE_WRITE);
61
62/*
63 * We're called here very early in the boot.
64 *
65 * Note that the kernel may be running at an address which is different
66 * from the address that it was linked at, so we must use RELOC/PTRRELOC
67 * to access static data (including strings). -- paulus
68 */
69notrace unsigned long __init early_init(unsigned long dt_ptr)
70{
71 unsigned long offset = reloc_offset();
72
73 /* First zero the BSS -- use memset_io, some platforms don't have
74 * caches on yet */
75 memset_io((void __iomem *)PTRRELOC(&__bss_start), 0,
76 __bss_stop - __bss_start);
77
78 /*
79 * Identify the CPU type and fix up code sections
80 * that depend on which cpu we have.
81 */
82 identify_cpu(offset, mfspr(SPRN_PVR));
83
84 apply_feature_fixups();
85
86 return KERNELBASE + offset;
87}
88
89
90/*
91 * This is run before start_kernel(), the kernel has been relocated
92 * and we are running with enough of the MMU enabled to have our
93 * proper kernel virtual addresses
94 *
95 * We do the initial parsing of the flat device-tree and prepares
96 * for the MMU to be fully initialized.
97 */
98extern unsigned int memset_nocache_branch; /* Insn to be replaced by NOP */
99
100notrace void __init machine_init(u64 dt_ptr)
101{
102 unsigned int *addr = &memset_nocache_branch;
103 unsigned long insn;
104
105 /* Configure static keys first, now that we're relocated. */
106 setup_feature_keys();
107
108 /* Enable early debugging if any specified (see udbg.h) */
109 udbg_early_init();
110
111 patch_instruction((unsigned int *)&memcpy, PPC_INST_NOP);
112
113 insn = create_cond_branch(addr, branch_target(addr), 0x820000);
114 patch_instruction(addr, insn); /* replace b by bne cr0 */
115
116 /* Do some early initialization based on the flat device tree */
117 early_init_devtree(__va(dt_ptr));
118
119 early_init_mmu();
120
121 setup_kdump_trampoline();
122}
123
124/* Checks "l2cr=xxxx" command-line option */
125static int __init ppc_setup_l2cr(char *str)
126{
127 if (cpu_has_feature(CPU_FTR_L2CR)) {
128 unsigned long val = simple_strtoul(str, NULL, 0);
129 printk(KERN_INFO "l2cr set to %lx\n", val);
130 _set_L2CR(0); /* force invalidate by disable cache */
131 _set_L2CR(val); /* and enable it */
132 }
133 return 1;
134}
135__setup("l2cr=", ppc_setup_l2cr);
136
137/* Checks "l3cr=xxxx" command-line option */
138static int __init ppc_setup_l3cr(char *str)
139{
140 if (cpu_has_feature(CPU_FTR_L3CR)) {
141 unsigned long val = simple_strtoul(str, NULL, 0);
142 printk(KERN_INFO "l3cr set to %lx\n", val);
143 _set_L3CR(val); /* and enable it */
144 }
145 return 1;
146}
147__setup("l3cr=", ppc_setup_l3cr);
148
149#ifdef CONFIG_GENERIC_NVRAM
150
151/* Generic nvram hooks used by drivers/char/gen_nvram.c */
152unsigned char nvram_read_byte(int addr)
153{
154 if (ppc_md.nvram_read_val)
155 return ppc_md.nvram_read_val(addr);
156 return 0xff;
157}
158EXPORT_SYMBOL(nvram_read_byte);
159
160void nvram_write_byte(unsigned char val, int addr)
161{
162 if (ppc_md.nvram_write_val)
163 ppc_md.nvram_write_val(addr, val);
164}
165EXPORT_SYMBOL(nvram_write_byte);
166
167ssize_t nvram_get_size(void)
168{
169 if (ppc_md.nvram_size)
170 return ppc_md.nvram_size();
171 return -1;
172}
173EXPORT_SYMBOL(nvram_get_size);
174
175void nvram_sync(void)
176{
177 if (ppc_md.nvram_sync)
178 ppc_md.nvram_sync();
179}
180EXPORT_SYMBOL(nvram_sync);
181
182#endif /* CONFIG_NVRAM */
183
184static int __init ppc_init(void)
185{
186 /* clear the progress line */
187 if (ppc_md.progress)
188 ppc_md.progress(" ", 0xffff);
189
190 /* call platform init */
191 if (ppc_md.init != NULL) {
192 ppc_md.init();
193 }
194 return 0;
195}
196arch_initcall(ppc_init);
197
198void __init irqstack_early_init(void)
199{
200 unsigned int i;
201
202 /* interrupt stacks must be in lowmem, we get that for free on ppc32
203 * as the memblock is limited to lowmem by default */
204 for_each_possible_cpu(i) {
205 softirq_ctx[i] = (struct thread_info *)
206 __va(memblock_alloc(THREAD_SIZE, THREAD_SIZE));
207 hardirq_ctx[i] = (struct thread_info *)
208 __va(memblock_alloc(THREAD_SIZE, THREAD_SIZE));
209 }
210}
211
212#if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
213void __init exc_lvl_early_init(void)
214{
215 unsigned int i, hw_cpu;
216
217 /* interrupt stacks must be in lowmem, we get that for free on ppc32
218 * as the memblock is limited to lowmem by MEMBLOCK_REAL_LIMIT */
219 for_each_possible_cpu(i) {
220#ifdef CONFIG_SMP
221 hw_cpu = get_hard_smp_processor_id(i);
222#else
223 hw_cpu = 0;
224#endif
225
226 critirq_ctx[hw_cpu] = (struct thread_info *)
227 __va(memblock_alloc(THREAD_SIZE, THREAD_SIZE));
228#ifdef CONFIG_BOOKE
229 dbgirq_ctx[hw_cpu] = (struct thread_info *)
230 __va(memblock_alloc(THREAD_SIZE, THREAD_SIZE));
231 mcheckirq_ctx[hw_cpu] = (struct thread_info *)
232 __va(memblock_alloc(THREAD_SIZE, THREAD_SIZE));
233#endif
234 }
235}
236#endif
237
238void __init setup_power_save(void)
239{
240#ifdef CONFIG_6xx
241 if (cpu_has_feature(CPU_FTR_CAN_DOZE) ||
242 cpu_has_feature(CPU_FTR_CAN_NAP))
243 ppc_md.power_save = ppc6xx_idle;
244#endif
245
246#ifdef CONFIG_E500
247 if (cpu_has_feature(CPU_FTR_CAN_DOZE) ||
248 cpu_has_feature(CPU_FTR_CAN_NAP))
249 ppc_md.power_save = e500_idle;
250#endif
251}
252
253__init void initialize_cache_info(void)
254{
255 /*
256 * Set cache line size based on type of cpu as a default.
257 * Systems with OF can look in the properties on the cpu node(s)
258 * for a possibly more accurate value.
259 */
260 dcache_bsize = cur_cpu_spec->dcache_bsize;
261 icache_bsize = cur_cpu_spec->icache_bsize;
262 ucache_bsize = 0;
263 if (cpu_has_feature(CPU_FTR_UNIFIED_ID_CACHE))
264 ucache_bsize = icache_bsize = dcache_bsize;
265}
1/*
2 * Common prep/pmac/chrp boot and setup code.
3 */
4
5#include <linux/module.h>
6#include <linux/string.h>
7#include <linux/sched.h>
8#include <linux/init.h>
9#include <linux/kernel.h>
10#include <linux/reboot.h>
11#include <linux/delay.h>
12#include <linux/initrd.h>
13#include <linux/tty.h>
14#include <linux/bootmem.h>
15#include <linux/seq_file.h>
16#include <linux/root_dev.h>
17#include <linux/cpu.h>
18#include <linux/console.h>
19#include <linux/memblock.h>
20
21#include <asm/io.h>
22#include <asm/prom.h>
23#include <asm/processor.h>
24#include <asm/pgtable.h>
25#include <asm/setup.h>
26#include <asm/smp.h>
27#include <asm/elf.h>
28#include <asm/cputable.h>
29#include <asm/bootx.h>
30#include <asm/btext.h>
31#include <asm/machdep.h>
32#include <asm/uaccess.h>
33#include <asm/system.h>
34#include <asm/pmac_feature.h>
35#include <asm/sections.h>
36#include <asm/nvram.h>
37#include <asm/xmon.h>
38#include <asm/time.h>
39#include <asm/serial.h>
40#include <asm/udbg.h>
41#include <asm/mmu_context.h>
42
43#include "setup.h"
44
45#define DBG(fmt...)
46
47extern void bootx_init(unsigned long r4, unsigned long phys);
48
49int boot_cpuid = -1;
50EXPORT_SYMBOL_GPL(boot_cpuid);
51int boot_cpuid_phys;
52EXPORT_SYMBOL_GPL(boot_cpuid_phys);
53
54int smp_hw_index[NR_CPUS];
55
56unsigned long ISA_DMA_THRESHOLD;
57unsigned int DMA_MODE_READ;
58unsigned int DMA_MODE_WRITE;
59
60#ifdef CONFIG_VGA_CONSOLE
61unsigned long vgacon_remap_base;
62EXPORT_SYMBOL(vgacon_remap_base);
63#endif
64
65/*
66 * These are used in binfmt_elf.c to put aux entries on the stack
67 * for each elf executable being started.
68 */
69int dcache_bsize;
70int icache_bsize;
71int ucache_bsize;
72
73/*
74 * We're called here very early in the boot. We determine the machine
75 * type and call the appropriate low-level setup functions.
76 * -- Cort <cort@fsmlabs.com>
77 *
78 * Note that the kernel may be running at an address which is different
79 * from the address that it was linked at, so we must use RELOC/PTRRELOC
80 * to access static data (including strings). -- paulus
81 */
82notrace unsigned long __init early_init(unsigned long dt_ptr)
83{
84 unsigned long offset = reloc_offset();
85 struct cpu_spec *spec;
86
87 /* First zero the BSS -- use memset_io, some platforms don't have
88 * caches on yet */
89 memset_io((void __iomem *)PTRRELOC(&__bss_start), 0,
90 __bss_stop - __bss_start);
91
92 /*
93 * Identify the CPU type and fix up code sections
94 * that depend on which cpu we have.
95 */
96 spec = identify_cpu(offset, mfspr(SPRN_PVR));
97
98 do_feature_fixups(spec->cpu_features,
99 PTRRELOC(&__start___ftr_fixup),
100 PTRRELOC(&__stop___ftr_fixup));
101
102 do_feature_fixups(spec->mmu_features,
103 PTRRELOC(&__start___mmu_ftr_fixup),
104 PTRRELOC(&__stop___mmu_ftr_fixup));
105
106 do_lwsync_fixups(spec->cpu_features,
107 PTRRELOC(&__start___lwsync_fixup),
108 PTRRELOC(&__stop___lwsync_fixup));
109
110 return KERNELBASE + offset;
111}
112
113
114/*
115 * Find out what kind of machine we're on and save any data we need
116 * from the early boot process (devtree is copied on pmac by prom_init()).
117 * This is called very early on the boot process, after a minimal
118 * MMU environment has been set up but before MMU_init is called.
119 */
120notrace void __init machine_init(unsigned long dt_ptr)
121{
122 lockdep_init();
123
124 /* Enable early debugging if any specified (see udbg.h) */
125 udbg_early_init();
126
127 /* Do some early initialization based on the flat device tree */
128 early_init_devtree(__va(dt_ptr));
129
130 early_init_mmu();
131
132 probe_machine();
133
134 setup_kdump_trampoline();
135
136#ifdef CONFIG_6xx
137 if (cpu_has_feature(CPU_FTR_CAN_DOZE) ||
138 cpu_has_feature(CPU_FTR_CAN_NAP))
139 ppc_md.power_save = ppc6xx_idle;
140#endif
141
142#ifdef CONFIG_E500
143 if (cpu_has_feature(CPU_FTR_CAN_DOZE) ||
144 cpu_has_feature(CPU_FTR_CAN_NAP))
145 ppc_md.power_save = e500_idle;
146#endif
147 if (ppc_md.progress)
148 ppc_md.progress("id mach(): done", 0x200);
149}
150
151#ifdef CONFIG_BOOKE_WDT
152/* Checks wdt=x and wdt_period=xx command-line option */
153notrace int __init early_parse_wdt(char *p)
154{
155 if (p && strncmp(p, "0", 1) != 0)
156 booke_wdt_enabled = 1;
157
158 return 0;
159}
160early_param("wdt", early_parse_wdt);
161
162int __init early_parse_wdt_period (char *p)
163{
164 if (p)
165 booke_wdt_period = simple_strtoul(p, NULL, 0);
166
167 return 0;
168}
169early_param("wdt_period", early_parse_wdt_period);
170#endif /* CONFIG_BOOKE_WDT */
171
172/* Checks "l2cr=xxxx" command-line option */
173int __init ppc_setup_l2cr(char *str)
174{
175 if (cpu_has_feature(CPU_FTR_L2CR)) {
176 unsigned long val = simple_strtoul(str, NULL, 0);
177 printk(KERN_INFO "l2cr set to %lx\n", val);
178 _set_L2CR(0); /* force invalidate by disable cache */
179 _set_L2CR(val); /* and enable it */
180 }
181 return 1;
182}
183__setup("l2cr=", ppc_setup_l2cr);
184
185/* Checks "l3cr=xxxx" command-line option */
186int __init ppc_setup_l3cr(char *str)
187{
188 if (cpu_has_feature(CPU_FTR_L3CR)) {
189 unsigned long val = simple_strtoul(str, NULL, 0);
190 printk(KERN_INFO "l3cr set to %lx\n", val);
191 _set_L3CR(val); /* and enable it */
192 }
193 return 1;
194}
195__setup("l3cr=", ppc_setup_l3cr);
196
197#ifdef CONFIG_GENERIC_NVRAM
198
199/* Generic nvram hooks used by drivers/char/gen_nvram.c */
200unsigned char nvram_read_byte(int addr)
201{
202 if (ppc_md.nvram_read_val)
203 return ppc_md.nvram_read_val(addr);
204 return 0xff;
205}
206EXPORT_SYMBOL(nvram_read_byte);
207
208void nvram_write_byte(unsigned char val, int addr)
209{
210 if (ppc_md.nvram_write_val)
211 ppc_md.nvram_write_val(addr, val);
212}
213EXPORT_SYMBOL(nvram_write_byte);
214
215ssize_t nvram_get_size(void)
216{
217 if (ppc_md.nvram_size)
218 return ppc_md.nvram_size();
219 return -1;
220}
221EXPORT_SYMBOL(nvram_get_size);
222
223void nvram_sync(void)
224{
225 if (ppc_md.nvram_sync)
226 ppc_md.nvram_sync();
227}
228EXPORT_SYMBOL(nvram_sync);
229
230#endif /* CONFIG_NVRAM */
231
232int __init ppc_init(void)
233{
234 /* clear the progress line */
235 if (ppc_md.progress)
236 ppc_md.progress(" ", 0xffff);
237
238 /* call platform init */
239 if (ppc_md.init != NULL) {
240 ppc_md.init();
241 }
242 return 0;
243}
244
245arch_initcall(ppc_init);
246
247static void __init irqstack_early_init(void)
248{
249 unsigned int i;
250
251 /* interrupt stacks must be in lowmem, we get that for free on ppc32
252 * as the memblock is limited to lowmem by default */
253 for_each_possible_cpu(i) {
254 softirq_ctx[i] = (struct thread_info *)
255 __va(memblock_alloc(THREAD_SIZE, THREAD_SIZE));
256 hardirq_ctx[i] = (struct thread_info *)
257 __va(memblock_alloc(THREAD_SIZE, THREAD_SIZE));
258 }
259}
260
261#if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
262static void __init exc_lvl_early_init(void)
263{
264 unsigned int i, hw_cpu;
265
266 /* interrupt stacks must be in lowmem, we get that for free on ppc32
267 * as the memblock is limited to lowmem by MEMBLOCK_REAL_LIMIT */
268 for_each_possible_cpu(i) {
269 hw_cpu = get_hard_smp_processor_id(i);
270 critirq_ctx[hw_cpu] = (struct thread_info *)
271 __va(memblock_alloc(THREAD_SIZE, THREAD_SIZE));
272#ifdef CONFIG_BOOKE
273 dbgirq_ctx[hw_cpu] = (struct thread_info *)
274 __va(memblock_alloc(THREAD_SIZE, THREAD_SIZE));
275 mcheckirq_ctx[hw_cpu] = (struct thread_info *)
276 __va(memblock_alloc(THREAD_SIZE, THREAD_SIZE));
277#endif
278 }
279}
280#else
281#define exc_lvl_early_init()
282#endif
283
284/* Warning, IO base is not yet inited */
285void __init setup_arch(char **cmdline_p)
286{
287 *cmdline_p = cmd_line;
288
289 /* so udelay does something sensible, assume <= 1000 bogomips */
290 loops_per_jiffy = 500000000 / HZ;
291
292 unflatten_device_tree();
293 check_for_initrd();
294
295 if (ppc_md.init_early)
296 ppc_md.init_early();
297
298 find_legacy_serial_ports();
299
300 smp_setup_cpu_maps();
301
302 /* Register early console */
303 register_early_udbg_console();
304
305 xmon_setup();
306
307 /*
308 * Set cache line size based on type of cpu as a default.
309 * Systems with OF can look in the properties on the cpu node(s)
310 * for a possibly more accurate value.
311 */
312 dcache_bsize = cur_cpu_spec->dcache_bsize;
313 icache_bsize = cur_cpu_spec->icache_bsize;
314 ucache_bsize = 0;
315 if (cpu_has_feature(CPU_FTR_UNIFIED_ID_CACHE))
316 ucache_bsize = icache_bsize = dcache_bsize;
317
318 /* reboot on panic */
319 panic_timeout = 180;
320
321 if (ppc_md.panic)
322 setup_panic();
323
324 init_mm.start_code = (unsigned long)_stext;
325 init_mm.end_code = (unsigned long) _etext;
326 init_mm.end_data = (unsigned long) _edata;
327 init_mm.brk = klimit;
328
329 exc_lvl_early_init();
330
331 irqstack_early_init();
332
333 /* set up the bootmem stuff with available memory */
334 do_init_bootmem();
335 if ( ppc_md.progress ) ppc_md.progress("setup_arch: bootmem", 0x3eab);
336
337#ifdef CONFIG_DUMMY_CONSOLE
338 conswitchp = &dummy_con;
339#endif
340
341 if (ppc_md.setup_arch)
342 ppc_md.setup_arch();
343 if ( ppc_md.progress ) ppc_md.progress("arch: exit", 0x3eab);
344
345 paging_init();
346
347 /* Initialize the MMU context management stuff */
348 mmu_context_init();
349
350}