Loading...
1/*
2 * Copyright 2009 Wolfson Microelectronics plc
3 *
4 * S3C64xx CPUfreq Support
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10
11#include <linux/kernel.h>
12#include <linux/types.h>
13#include <linux/init.h>
14#include <linux/cpufreq.h>
15#include <linux/clk.h>
16#include <linux/err.h>
17#include <linux/regulator/consumer.h>
18
19static struct clk *armclk;
20static struct regulator *vddarm;
21static unsigned long regulator_latency;
22
23#ifdef CONFIG_CPU_S3C6410
24struct s3c64xx_dvfs {
25 unsigned int vddarm_min;
26 unsigned int vddarm_max;
27};
28
29static struct s3c64xx_dvfs s3c64xx_dvfs_table[] = {
30 [0] = { 1000000, 1150000 },
31 [1] = { 1050000, 1150000 },
32 [2] = { 1100000, 1150000 },
33 [3] = { 1200000, 1350000 },
34 [4] = { 1300000, 1350000 },
35};
36
37static struct cpufreq_frequency_table s3c64xx_freq_table[] = {
38 { 0, 66000 },
39 { 0, 100000 },
40 { 0, 133000 },
41 { 1, 200000 },
42 { 1, 222000 },
43 { 1, 266000 },
44 { 2, 333000 },
45 { 2, 400000 },
46 { 2, 532000 },
47 { 2, 533000 },
48 { 3, 667000 },
49 { 4, 800000 },
50 { 0, CPUFREQ_TABLE_END },
51};
52#endif
53
54static int s3c64xx_cpufreq_verify_speed(struct cpufreq_policy *policy)
55{
56 if (policy->cpu != 0)
57 return -EINVAL;
58
59 return cpufreq_frequency_table_verify(policy, s3c64xx_freq_table);
60}
61
62static unsigned int s3c64xx_cpufreq_get_speed(unsigned int cpu)
63{
64 if (cpu != 0)
65 return 0;
66
67 return clk_get_rate(armclk) / 1000;
68}
69
70static int s3c64xx_cpufreq_set_target(struct cpufreq_policy *policy,
71 unsigned int target_freq,
72 unsigned int relation)
73{
74 int ret;
75 unsigned int i;
76 struct cpufreq_freqs freqs;
77 struct s3c64xx_dvfs *dvfs;
78
79 ret = cpufreq_frequency_table_target(policy, s3c64xx_freq_table,
80 target_freq, relation, &i);
81 if (ret != 0)
82 return ret;
83
84 freqs.cpu = 0;
85 freqs.old = clk_get_rate(armclk) / 1000;
86 freqs.new = s3c64xx_freq_table[i].frequency;
87 freqs.flags = 0;
88 dvfs = &s3c64xx_dvfs_table[s3c64xx_freq_table[i].index];
89
90 if (freqs.old == freqs.new)
91 return 0;
92
93 pr_debug("cpufreq: Transition %d-%dkHz\n", freqs.old, freqs.new);
94
95 cpufreq_notify_transition(&freqs, CPUFREQ_PRECHANGE);
96
97#ifdef CONFIG_REGULATOR
98 if (vddarm && freqs.new > freqs.old) {
99 ret = regulator_set_voltage(vddarm,
100 dvfs->vddarm_min,
101 dvfs->vddarm_max);
102 if (ret != 0) {
103 pr_err("cpufreq: Failed to set VDDARM for %dkHz: %d\n",
104 freqs.new, ret);
105 goto err;
106 }
107 }
108#endif
109
110 ret = clk_set_rate(armclk, freqs.new * 1000);
111 if (ret < 0) {
112 pr_err("cpufreq: Failed to set rate %dkHz: %d\n",
113 freqs.new, ret);
114 goto err;
115 }
116
117 cpufreq_notify_transition(&freqs, CPUFREQ_POSTCHANGE);
118
119#ifdef CONFIG_REGULATOR
120 if (vddarm && freqs.new < freqs.old) {
121 ret = regulator_set_voltage(vddarm,
122 dvfs->vddarm_min,
123 dvfs->vddarm_max);
124 if (ret != 0) {
125 pr_err("cpufreq: Failed to set VDDARM for %dkHz: %d\n",
126 freqs.new, ret);
127 goto err_clk;
128 }
129 }
130#endif
131
132 pr_debug("cpufreq: Set actual frequency %lukHz\n",
133 clk_get_rate(armclk) / 1000);
134
135 return 0;
136
137err_clk:
138 if (clk_set_rate(armclk, freqs.old * 1000) < 0)
139 pr_err("Failed to restore original clock rate\n");
140err:
141 cpufreq_notify_transition(&freqs, CPUFREQ_POSTCHANGE);
142
143 return ret;
144}
145
146#ifdef CONFIG_REGULATOR
147static void __init s3c64xx_cpufreq_config_regulator(void)
148{
149 int count, v, i, found;
150 struct cpufreq_frequency_table *freq;
151 struct s3c64xx_dvfs *dvfs;
152
153 count = regulator_count_voltages(vddarm);
154 if (count < 0) {
155 pr_err("cpufreq: Unable to check supported voltages\n");
156 }
157
158 freq = s3c64xx_freq_table;
159 while (count > 0 && freq->frequency != CPUFREQ_TABLE_END) {
160 if (freq->frequency == CPUFREQ_ENTRY_INVALID)
161 continue;
162
163 dvfs = &s3c64xx_dvfs_table[freq->index];
164 found = 0;
165
166 for (i = 0; i < count; i++) {
167 v = regulator_list_voltage(vddarm, i);
168 if (v >= dvfs->vddarm_min && v <= dvfs->vddarm_max)
169 found = 1;
170 }
171
172 if (!found) {
173 pr_debug("cpufreq: %dkHz unsupported by regulator\n",
174 freq->frequency);
175 freq->frequency = CPUFREQ_ENTRY_INVALID;
176 }
177
178 freq++;
179 }
180
181 /* Guess based on having to do an I2C/SPI write; in future we
182 * will be able to query the regulator performance here. */
183 regulator_latency = 1 * 1000 * 1000;
184}
185#endif
186
187static int s3c64xx_cpufreq_driver_init(struct cpufreq_policy *policy)
188{
189 int ret;
190 struct cpufreq_frequency_table *freq;
191
192 if (policy->cpu != 0)
193 return -EINVAL;
194
195 if (s3c64xx_freq_table == NULL) {
196 pr_err("cpufreq: No frequency information for this CPU\n");
197 return -ENODEV;
198 }
199
200 armclk = clk_get(NULL, "armclk");
201 if (IS_ERR(armclk)) {
202 pr_err("cpufreq: Unable to obtain ARMCLK: %ld\n",
203 PTR_ERR(armclk));
204 return PTR_ERR(armclk);
205 }
206
207#ifdef CONFIG_REGULATOR
208 vddarm = regulator_get(NULL, "vddarm");
209 if (IS_ERR(vddarm)) {
210 ret = PTR_ERR(vddarm);
211 pr_err("cpufreq: Failed to obtain VDDARM: %d\n", ret);
212 pr_err("cpufreq: Only frequency scaling available\n");
213 vddarm = NULL;
214 } else {
215 s3c64xx_cpufreq_config_regulator();
216 }
217#endif
218
219 freq = s3c64xx_freq_table;
220 while (freq->frequency != CPUFREQ_TABLE_END) {
221 unsigned long r;
222
223 /* Check for frequencies we can generate */
224 r = clk_round_rate(armclk, freq->frequency * 1000);
225 r /= 1000;
226 if (r != freq->frequency) {
227 pr_debug("cpufreq: %dkHz unsupported by clock\n",
228 freq->frequency);
229 freq->frequency = CPUFREQ_ENTRY_INVALID;
230 }
231
232 /* If we have no regulator then assume startup
233 * frequency is the maximum we can support. */
234 if (!vddarm && freq->frequency > s3c64xx_cpufreq_get_speed(0))
235 freq->frequency = CPUFREQ_ENTRY_INVALID;
236
237 freq++;
238 }
239
240 policy->cur = clk_get_rate(armclk) / 1000;
241
242 /* Datasheet says PLL stabalisation time (if we were to use
243 * the PLLs, which we don't currently) is ~300us worst case,
244 * but add some fudge.
245 */
246 policy->cpuinfo.transition_latency = (500 * 1000) + regulator_latency;
247
248 ret = cpufreq_frequency_table_cpuinfo(policy, s3c64xx_freq_table);
249 if (ret != 0) {
250 pr_err("cpufreq: Failed to configure frequency table: %d\n",
251 ret);
252 regulator_put(vddarm);
253 clk_put(armclk);
254 }
255
256 return ret;
257}
258
259static struct cpufreq_driver s3c64xx_cpufreq_driver = {
260 .owner = THIS_MODULE,
261 .flags = 0,
262 .verify = s3c64xx_cpufreq_verify_speed,
263 .target = s3c64xx_cpufreq_set_target,
264 .get = s3c64xx_cpufreq_get_speed,
265 .init = s3c64xx_cpufreq_driver_init,
266 .name = "s3c",
267};
268
269static int __init s3c64xx_cpufreq_init(void)
270{
271 return cpufreq_register_driver(&s3c64xx_cpufreq_driver);
272}
273module_init(s3c64xx_cpufreq_init);
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright 2009 Wolfson Microelectronics plc
4 *
5 * S3C64xx CPUfreq Support
6 */
7
8#define pr_fmt(fmt) "cpufreq: " fmt
9
10#include <linux/kernel.h>
11#include <linux/types.h>
12#include <linux/init.h>
13#include <linux/cpufreq.h>
14#include <linux/clk.h>
15#include <linux/err.h>
16#include <linux/regulator/consumer.h>
17#include <linux/module.h>
18
19static struct regulator *vddarm;
20static unsigned long regulator_latency;
21
22struct s3c64xx_dvfs {
23 unsigned int vddarm_min;
24 unsigned int vddarm_max;
25};
26
27#ifdef CONFIG_REGULATOR
28static struct s3c64xx_dvfs s3c64xx_dvfs_table[] = {
29 [0] = { 1000000, 1150000 },
30 [1] = { 1050000, 1150000 },
31 [2] = { 1100000, 1150000 },
32 [3] = { 1200000, 1350000 },
33 [4] = { 1300000, 1350000 },
34};
35#endif
36
37static struct cpufreq_frequency_table s3c64xx_freq_table[] = {
38 { 0, 0, 66000 },
39 { 0, 0, 100000 },
40 { 0, 0, 133000 },
41 { 0, 1, 200000 },
42 { 0, 1, 222000 },
43 { 0, 1, 266000 },
44 { 0, 2, 333000 },
45 { 0, 2, 400000 },
46 { 0, 2, 532000 },
47 { 0, 2, 533000 },
48 { 0, 3, 667000 },
49 { 0, 4, 800000 },
50 { 0, 0, CPUFREQ_TABLE_END },
51};
52
53static int s3c64xx_cpufreq_set_target(struct cpufreq_policy *policy,
54 unsigned int index)
55{
56 unsigned int new_freq = s3c64xx_freq_table[index].frequency;
57 int ret;
58
59#ifdef CONFIG_REGULATOR
60 struct s3c64xx_dvfs *dvfs;
61 unsigned int old_freq;
62
63 old_freq = clk_get_rate(policy->clk) / 1000;
64 dvfs = &s3c64xx_dvfs_table[s3c64xx_freq_table[index].driver_data];
65
66 if (vddarm && new_freq > old_freq) {
67 ret = regulator_set_voltage(vddarm,
68 dvfs->vddarm_min,
69 dvfs->vddarm_max);
70 if (ret != 0) {
71 pr_err("Failed to set VDDARM for %dkHz: %d\n",
72 new_freq, ret);
73 return ret;
74 }
75 }
76#endif
77
78 ret = clk_set_rate(policy->clk, new_freq * 1000);
79 if (ret < 0) {
80 pr_err("Failed to set rate %dkHz: %d\n",
81 new_freq, ret);
82 return ret;
83 }
84
85#ifdef CONFIG_REGULATOR
86 if (vddarm && new_freq < old_freq) {
87 ret = regulator_set_voltage(vddarm,
88 dvfs->vddarm_min,
89 dvfs->vddarm_max);
90 if (ret != 0) {
91 pr_err("Failed to set VDDARM for %dkHz: %d\n",
92 new_freq, ret);
93 if (clk_set_rate(policy->clk, old_freq * 1000) < 0)
94 pr_err("Failed to restore original clock rate\n");
95
96 return ret;
97 }
98 }
99#endif
100
101 pr_debug("Set actual frequency %lukHz\n",
102 clk_get_rate(policy->clk) / 1000);
103
104 return 0;
105}
106
107#ifdef CONFIG_REGULATOR
108static void s3c64xx_cpufreq_config_regulator(void)
109{
110 int count, v, i, found;
111 struct cpufreq_frequency_table *freq;
112 struct s3c64xx_dvfs *dvfs;
113
114 count = regulator_count_voltages(vddarm);
115 if (count < 0) {
116 pr_err("Unable to check supported voltages\n");
117 }
118
119 if (!count)
120 goto out;
121
122 cpufreq_for_each_valid_entry(freq, s3c64xx_freq_table) {
123 dvfs = &s3c64xx_dvfs_table[freq->driver_data];
124 found = 0;
125
126 for (i = 0; i < count; i++) {
127 v = regulator_list_voltage(vddarm, i);
128 if (v >= dvfs->vddarm_min && v <= dvfs->vddarm_max)
129 found = 1;
130 }
131
132 if (!found) {
133 pr_debug("%dkHz unsupported by regulator\n",
134 freq->frequency);
135 freq->frequency = CPUFREQ_ENTRY_INVALID;
136 }
137 }
138
139out:
140 /* Guess based on having to do an I2C/SPI write; in future we
141 * will be able to query the regulator performance here. */
142 regulator_latency = 1 * 1000 * 1000;
143}
144#endif
145
146static int s3c64xx_cpufreq_driver_init(struct cpufreq_policy *policy)
147{
148 struct cpufreq_frequency_table *freq;
149
150 if (policy->cpu != 0)
151 return -EINVAL;
152
153 policy->clk = clk_get(NULL, "armclk");
154 if (IS_ERR(policy->clk)) {
155 pr_err("Unable to obtain ARMCLK: %ld\n",
156 PTR_ERR(policy->clk));
157 return PTR_ERR(policy->clk);
158 }
159
160#ifdef CONFIG_REGULATOR
161 vddarm = regulator_get(NULL, "vddarm");
162 if (IS_ERR(vddarm)) {
163 pr_err("Failed to obtain VDDARM: %ld\n", PTR_ERR(vddarm));
164 pr_err("Only frequency scaling available\n");
165 vddarm = NULL;
166 } else {
167 s3c64xx_cpufreq_config_regulator();
168 }
169#endif
170
171 cpufreq_for_each_entry(freq, s3c64xx_freq_table) {
172 unsigned long r;
173
174 /* Check for frequencies we can generate */
175 r = clk_round_rate(policy->clk, freq->frequency * 1000);
176 r /= 1000;
177 if (r != freq->frequency) {
178 pr_debug("%dkHz unsupported by clock\n",
179 freq->frequency);
180 freq->frequency = CPUFREQ_ENTRY_INVALID;
181 }
182
183 /* If we have no regulator then assume startup
184 * frequency is the maximum we can support. */
185 if (!vddarm && freq->frequency > clk_get_rate(policy->clk) / 1000)
186 freq->frequency = CPUFREQ_ENTRY_INVALID;
187 }
188
189 /* Datasheet says PLL stabalisation time (if we were to use
190 * the PLLs, which we don't currently) is ~300us worst case,
191 * but add some fudge.
192 */
193 cpufreq_generic_init(policy, s3c64xx_freq_table,
194 (500 * 1000) + regulator_latency);
195 return 0;
196}
197
198static struct cpufreq_driver s3c64xx_cpufreq_driver = {
199 .flags = CPUFREQ_NEED_INITIAL_FREQ_CHECK,
200 .verify = cpufreq_generic_frequency_table_verify,
201 .target_index = s3c64xx_cpufreq_set_target,
202 .get = cpufreq_generic_get,
203 .init = s3c64xx_cpufreq_driver_init,
204 .name = "s3c",
205};
206
207static int __init s3c64xx_cpufreq_init(void)
208{
209 return cpufreq_register_driver(&s3c64xx_cpufreq_driver);
210}
211module_init(s3c64xx_cpufreq_init);