Loading...
1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28#include <linux/console.h>
29#include <linux/slab.h>
30#include <drm/drmP.h>
31#include <drm/drm_crtc_helper.h>
32#include <drm/radeon_drm.h>
33#include <linux/vgaarb.h>
34#include <linux/vga_switcheroo.h>
35#include <linux/efi.h>
36#include "radeon_reg.h"
37#include "radeon.h"
38#include "atom.h"
39
40static const char radeon_family_name[][16] = {
41 "R100",
42 "RV100",
43 "RS100",
44 "RV200",
45 "RS200",
46 "R200",
47 "RV250",
48 "RS300",
49 "RV280",
50 "R300",
51 "R350",
52 "RV350",
53 "RV380",
54 "R420",
55 "R423",
56 "RV410",
57 "RS400",
58 "RS480",
59 "RS600",
60 "RS690",
61 "RS740",
62 "RV515",
63 "R520",
64 "RV530",
65 "RV560",
66 "RV570",
67 "R580",
68 "R600",
69 "RV610",
70 "RV630",
71 "RV670",
72 "RV620",
73 "RV635",
74 "RS780",
75 "RS880",
76 "RV770",
77 "RV730",
78 "RV710",
79 "RV740",
80 "CEDAR",
81 "REDWOOD",
82 "JUNIPER",
83 "CYPRESS",
84 "HEMLOCK",
85 "PALM",
86 "SUMO",
87 "SUMO2",
88 "BARTS",
89 "TURKS",
90 "CAICOS",
91 "CAYMAN",
92 "LAST",
93};
94
95/*
96 * Clear GPU surface registers.
97 */
98void radeon_surface_init(struct radeon_device *rdev)
99{
100 /* FIXME: check this out */
101 if (rdev->family < CHIP_R600) {
102 int i;
103
104 for (i = 0; i < RADEON_GEM_MAX_SURFACES; i++) {
105 if (rdev->surface_regs[i].bo)
106 radeon_bo_get_surface_reg(rdev->surface_regs[i].bo);
107 else
108 radeon_clear_surface_reg(rdev, i);
109 }
110 /* enable surfaces */
111 WREG32(RADEON_SURFACE_CNTL, 0);
112 }
113}
114
115/*
116 * GPU scratch registers helpers function.
117 */
118void radeon_scratch_init(struct radeon_device *rdev)
119{
120 int i;
121
122 /* FIXME: check this out */
123 if (rdev->family < CHIP_R300) {
124 rdev->scratch.num_reg = 5;
125 } else {
126 rdev->scratch.num_reg = 7;
127 }
128 rdev->scratch.reg_base = RADEON_SCRATCH_REG0;
129 for (i = 0; i < rdev->scratch.num_reg; i++) {
130 rdev->scratch.free[i] = true;
131 rdev->scratch.reg[i] = rdev->scratch.reg_base + (i * 4);
132 }
133}
134
135int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg)
136{
137 int i;
138
139 for (i = 0; i < rdev->scratch.num_reg; i++) {
140 if (rdev->scratch.free[i]) {
141 rdev->scratch.free[i] = false;
142 *reg = rdev->scratch.reg[i];
143 return 0;
144 }
145 }
146 return -EINVAL;
147}
148
149void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg)
150{
151 int i;
152
153 for (i = 0; i < rdev->scratch.num_reg; i++) {
154 if (rdev->scratch.reg[i] == reg) {
155 rdev->scratch.free[i] = true;
156 return;
157 }
158 }
159}
160
161void radeon_wb_disable(struct radeon_device *rdev)
162{
163 int r;
164
165 if (rdev->wb.wb_obj) {
166 r = radeon_bo_reserve(rdev->wb.wb_obj, false);
167 if (unlikely(r != 0))
168 return;
169 radeon_bo_kunmap(rdev->wb.wb_obj);
170 radeon_bo_unpin(rdev->wb.wb_obj);
171 radeon_bo_unreserve(rdev->wb.wb_obj);
172 }
173 rdev->wb.enabled = false;
174}
175
176void radeon_wb_fini(struct radeon_device *rdev)
177{
178 radeon_wb_disable(rdev);
179 if (rdev->wb.wb_obj) {
180 radeon_bo_unref(&rdev->wb.wb_obj);
181 rdev->wb.wb = NULL;
182 rdev->wb.wb_obj = NULL;
183 }
184}
185
186int radeon_wb_init(struct radeon_device *rdev)
187{
188 int r;
189
190 if (rdev->wb.wb_obj == NULL) {
191 r = radeon_bo_create(rdev, RADEON_GPU_PAGE_SIZE, PAGE_SIZE, true,
192 RADEON_GEM_DOMAIN_GTT, &rdev->wb.wb_obj);
193 if (r) {
194 dev_warn(rdev->dev, "(%d) create WB bo failed\n", r);
195 return r;
196 }
197 }
198 r = radeon_bo_reserve(rdev->wb.wb_obj, false);
199 if (unlikely(r != 0)) {
200 radeon_wb_fini(rdev);
201 return r;
202 }
203 r = radeon_bo_pin(rdev->wb.wb_obj, RADEON_GEM_DOMAIN_GTT,
204 &rdev->wb.gpu_addr);
205 if (r) {
206 radeon_bo_unreserve(rdev->wb.wb_obj);
207 dev_warn(rdev->dev, "(%d) pin WB bo failed\n", r);
208 radeon_wb_fini(rdev);
209 return r;
210 }
211 r = radeon_bo_kmap(rdev->wb.wb_obj, (void **)&rdev->wb.wb);
212 radeon_bo_unreserve(rdev->wb.wb_obj);
213 if (r) {
214 dev_warn(rdev->dev, "(%d) map WB bo failed\n", r);
215 radeon_wb_fini(rdev);
216 return r;
217 }
218
219 /* clear wb memory */
220 memset((char *)rdev->wb.wb, 0, RADEON_GPU_PAGE_SIZE);
221 /* disable event_write fences */
222 rdev->wb.use_event = false;
223 /* disabled via module param */
224 if (radeon_no_wb == 1)
225 rdev->wb.enabled = false;
226 else {
227 /* often unreliable on AGP */
228 if (rdev->flags & RADEON_IS_AGP) {
229 rdev->wb.enabled = false;
230 } else {
231 rdev->wb.enabled = true;
232 /* event_write fences are only available on r600+ */
233 if (rdev->family >= CHIP_R600)
234 rdev->wb.use_event = true;
235 }
236 }
237 /* always use writeback/events on NI */
238 if (ASIC_IS_DCE5(rdev)) {
239 rdev->wb.enabled = true;
240 rdev->wb.use_event = true;
241 }
242
243 dev_info(rdev->dev, "WB %sabled\n", rdev->wb.enabled ? "en" : "dis");
244
245 return 0;
246}
247
248/**
249 * radeon_vram_location - try to find VRAM location
250 * @rdev: radeon device structure holding all necessary informations
251 * @mc: memory controller structure holding memory informations
252 * @base: base address at which to put VRAM
253 *
254 * Function will place try to place VRAM at base address provided
255 * as parameter (which is so far either PCI aperture address or
256 * for IGP TOM base address).
257 *
258 * If there is not enough space to fit the unvisible VRAM in the 32bits
259 * address space then we limit the VRAM size to the aperture.
260 *
261 * If we are using AGP and if the AGP aperture doesn't allow us to have
262 * room for all the VRAM than we restrict the VRAM to the PCI aperture
263 * size and print a warning.
264 *
265 * This function will never fails, worst case are limiting VRAM.
266 *
267 * Note: GTT start, end, size should be initialized before calling this
268 * function on AGP platform.
269 *
270 * Note: We don't explicitly enforce VRAM start to be aligned on VRAM size,
271 * this shouldn't be a problem as we are using the PCI aperture as a reference.
272 * Otherwise this would be needed for rv280, all r3xx, and all r4xx, but
273 * not IGP.
274 *
275 * Note: we use mc_vram_size as on some board we need to program the mc to
276 * cover the whole aperture even if VRAM size is inferior to aperture size
277 * Novell bug 204882 + along with lots of ubuntu ones
278 *
279 * Note: when limiting vram it's safe to overwritte real_vram_size because
280 * we are not in case where real_vram_size is inferior to mc_vram_size (ie
281 * note afected by bogus hw of Novell bug 204882 + along with lots of ubuntu
282 * ones)
283 *
284 * Note: IGP TOM addr should be the same as the aperture addr, we don't
285 * explicitly check for that thought.
286 *
287 * FIXME: when reducing VRAM size align new size on power of 2.
288 */
289void radeon_vram_location(struct radeon_device *rdev, struct radeon_mc *mc, u64 base)
290{
291 mc->vram_start = base;
292 if (mc->mc_vram_size > (0xFFFFFFFF - base + 1)) {
293 dev_warn(rdev->dev, "limiting VRAM to PCI aperture size\n");
294 mc->real_vram_size = mc->aper_size;
295 mc->mc_vram_size = mc->aper_size;
296 }
297 mc->vram_end = mc->vram_start + mc->mc_vram_size - 1;
298 if (rdev->flags & RADEON_IS_AGP && mc->vram_end > mc->gtt_start && mc->vram_start <= mc->gtt_end) {
299 dev_warn(rdev->dev, "limiting VRAM to PCI aperture size\n");
300 mc->real_vram_size = mc->aper_size;
301 mc->mc_vram_size = mc->aper_size;
302 }
303 mc->vram_end = mc->vram_start + mc->mc_vram_size - 1;
304 if (radeon_vram_limit && radeon_vram_limit < mc->real_vram_size)
305 mc->real_vram_size = radeon_vram_limit;
306 dev_info(rdev->dev, "VRAM: %lluM 0x%016llX - 0x%016llX (%lluM used)\n",
307 mc->mc_vram_size >> 20, mc->vram_start,
308 mc->vram_end, mc->real_vram_size >> 20);
309}
310
311/**
312 * radeon_gtt_location - try to find GTT location
313 * @rdev: radeon device structure holding all necessary informations
314 * @mc: memory controller structure holding memory informations
315 *
316 * Function will place try to place GTT before or after VRAM.
317 *
318 * If GTT size is bigger than space left then we ajust GTT size.
319 * Thus function will never fails.
320 *
321 * FIXME: when reducing GTT size align new size on power of 2.
322 */
323void radeon_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc)
324{
325 u64 size_af, size_bf;
326
327 size_af = ((0xFFFFFFFF - mc->vram_end) + mc->gtt_base_align) & ~mc->gtt_base_align;
328 size_bf = mc->vram_start & ~mc->gtt_base_align;
329 if (size_bf > size_af) {
330 if (mc->gtt_size > size_bf) {
331 dev_warn(rdev->dev, "limiting GTT\n");
332 mc->gtt_size = size_bf;
333 }
334 mc->gtt_start = (mc->vram_start & ~mc->gtt_base_align) - mc->gtt_size;
335 } else {
336 if (mc->gtt_size > size_af) {
337 dev_warn(rdev->dev, "limiting GTT\n");
338 mc->gtt_size = size_af;
339 }
340 mc->gtt_start = (mc->vram_end + 1 + mc->gtt_base_align) & ~mc->gtt_base_align;
341 }
342 mc->gtt_end = mc->gtt_start + mc->gtt_size - 1;
343 dev_info(rdev->dev, "GTT: %lluM 0x%016llX - 0x%016llX\n",
344 mc->gtt_size >> 20, mc->gtt_start, mc->gtt_end);
345}
346
347/*
348 * GPU helpers function.
349 */
350bool radeon_card_posted(struct radeon_device *rdev)
351{
352 uint32_t reg;
353
354 if (efi_enabled && rdev->pdev->subsystem_vendor == PCI_VENDOR_ID_APPLE)
355 return false;
356
357 /* first check CRTCs */
358 if (ASIC_IS_DCE41(rdev)) {
359 reg = RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET) |
360 RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET);
361 if (reg & EVERGREEN_CRTC_MASTER_EN)
362 return true;
363 } else if (ASIC_IS_DCE4(rdev)) {
364 reg = RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET) |
365 RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET) |
366 RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET) |
367 RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET) |
368 RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET) |
369 RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET);
370 if (reg & EVERGREEN_CRTC_MASTER_EN)
371 return true;
372 } else if (ASIC_IS_AVIVO(rdev)) {
373 reg = RREG32(AVIVO_D1CRTC_CONTROL) |
374 RREG32(AVIVO_D2CRTC_CONTROL);
375 if (reg & AVIVO_CRTC_EN) {
376 return true;
377 }
378 } else {
379 reg = RREG32(RADEON_CRTC_GEN_CNTL) |
380 RREG32(RADEON_CRTC2_GEN_CNTL);
381 if (reg & RADEON_CRTC_EN) {
382 return true;
383 }
384 }
385
386 /* then check MEM_SIZE, in case the crtcs are off */
387 if (rdev->family >= CHIP_R600)
388 reg = RREG32(R600_CONFIG_MEMSIZE);
389 else
390 reg = RREG32(RADEON_CONFIG_MEMSIZE);
391
392 if (reg)
393 return true;
394
395 return false;
396
397}
398
399void radeon_update_bandwidth_info(struct radeon_device *rdev)
400{
401 fixed20_12 a;
402 u32 sclk = rdev->pm.current_sclk;
403 u32 mclk = rdev->pm.current_mclk;
404
405 /* sclk/mclk in Mhz */
406 a.full = dfixed_const(100);
407 rdev->pm.sclk.full = dfixed_const(sclk);
408 rdev->pm.sclk.full = dfixed_div(rdev->pm.sclk, a);
409 rdev->pm.mclk.full = dfixed_const(mclk);
410 rdev->pm.mclk.full = dfixed_div(rdev->pm.mclk, a);
411
412 if (rdev->flags & RADEON_IS_IGP) {
413 a.full = dfixed_const(16);
414 /* core_bandwidth = sclk(Mhz) * 16 */
415 rdev->pm.core_bandwidth.full = dfixed_div(rdev->pm.sclk, a);
416 }
417}
418
419bool radeon_boot_test_post_card(struct radeon_device *rdev)
420{
421 if (radeon_card_posted(rdev))
422 return true;
423
424 if (rdev->bios) {
425 DRM_INFO("GPU not posted. posting now...\n");
426 if (rdev->is_atom_bios)
427 atom_asic_init(rdev->mode_info.atom_context);
428 else
429 radeon_combios_asic_init(rdev->ddev);
430 return true;
431 } else {
432 dev_err(rdev->dev, "Card not posted and no BIOS - ignoring\n");
433 return false;
434 }
435}
436
437int radeon_dummy_page_init(struct radeon_device *rdev)
438{
439 if (rdev->dummy_page.page)
440 return 0;
441 rdev->dummy_page.page = alloc_page(GFP_DMA32 | GFP_KERNEL | __GFP_ZERO);
442 if (rdev->dummy_page.page == NULL)
443 return -ENOMEM;
444 rdev->dummy_page.addr = pci_map_page(rdev->pdev, rdev->dummy_page.page,
445 0, PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
446 if (pci_dma_mapping_error(rdev->pdev, rdev->dummy_page.addr)) {
447 dev_err(&rdev->pdev->dev, "Failed to DMA MAP the dummy page\n");
448 __free_page(rdev->dummy_page.page);
449 rdev->dummy_page.page = NULL;
450 return -ENOMEM;
451 }
452 return 0;
453}
454
455void radeon_dummy_page_fini(struct radeon_device *rdev)
456{
457 if (rdev->dummy_page.page == NULL)
458 return;
459 pci_unmap_page(rdev->pdev, rdev->dummy_page.addr,
460 PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
461 __free_page(rdev->dummy_page.page);
462 rdev->dummy_page.page = NULL;
463}
464
465
466/* ATOM accessor methods */
467static uint32_t cail_pll_read(struct card_info *info, uint32_t reg)
468{
469 struct radeon_device *rdev = info->dev->dev_private;
470 uint32_t r;
471
472 r = rdev->pll_rreg(rdev, reg);
473 return r;
474}
475
476static void cail_pll_write(struct card_info *info, uint32_t reg, uint32_t val)
477{
478 struct radeon_device *rdev = info->dev->dev_private;
479
480 rdev->pll_wreg(rdev, reg, val);
481}
482
483static uint32_t cail_mc_read(struct card_info *info, uint32_t reg)
484{
485 struct radeon_device *rdev = info->dev->dev_private;
486 uint32_t r;
487
488 r = rdev->mc_rreg(rdev, reg);
489 return r;
490}
491
492static void cail_mc_write(struct card_info *info, uint32_t reg, uint32_t val)
493{
494 struct radeon_device *rdev = info->dev->dev_private;
495
496 rdev->mc_wreg(rdev, reg, val);
497}
498
499static void cail_reg_write(struct card_info *info, uint32_t reg, uint32_t val)
500{
501 struct radeon_device *rdev = info->dev->dev_private;
502
503 WREG32(reg*4, val);
504}
505
506static uint32_t cail_reg_read(struct card_info *info, uint32_t reg)
507{
508 struct radeon_device *rdev = info->dev->dev_private;
509 uint32_t r;
510
511 r = RREG32(reg*4);
512 return r;
513}
514
515static void cail_ioreg_write(struct card_info *info, uint32_t reg, uint32_t val)
516{
517 struct radeon_device *rdev = info->dev->dev_private;
518
519 WREG32_IO(reg*4, val);
520}
521
522static uint32_t cail_ioreg_read(struct card_info *info, uint32_t reg)
523{
524 struct radeon_device *rdev = info->dev->dev_private;
525 uint32_t r;
526
527 r = RREG32_IO(reg*4);
528 return r;
529}
530
531int radeon_atombios_init(struct radeon_device *rdev)
532{
533 struct card_info *atom_card_info =
534 kzalloc(sizeof(struct card_info), GFP_KERNEL);
535
536 if (!atom_card_info)
537 return -ENOMEM;
538
539 rdev->mode_info.atom_card_info = atom_card_info;
540 atom_card_info->dev = rdev->ddev;
541 atom_card_info->reg_read = cail_reg_read;
542 atom_card_info->reg_write = cail_reg_write;
543 /* needed for iio ops */
544 if (rdev->rio_mem) {
545 atom_card_info->ioreg_read = cail_ioreg_read;
546 atom_card_info->ioreg_write = cail_ioreg_write;
547 } else {
548 DRM_ERROR("Unable to find PCI I/O BAR; using MMIO for ATOM IIO\n");
549 atom_card_info->ioreg_read = cail_reg_read;
550 atom_card_info->ioreg_write = cail_reg_write;
551 }
552 atom_card_info->mc_read = cail_mc_read;
553 atom_card_info->mc_write = cail_mc_write;
554 atom_card_info->pll_read = cail_pll_read;
555 atom_card_info->pll_write = cail_pll_write;
556
557 rdev->mode_info.atom_context = atom_parse(atom_card_info, rdev->bios);
558 mutex_init(&rdev->mode_info.atom_context->mutex);
559 radeon_atom_initialize_bios_scratch_regs(rdev->ddev);
560 atom_allocate_fb_scratch(rdev->mode_info.atom_context);
561 return 0;
562}
563
564void radeon_atombios_fini(struct radeon_device *rdev)
565{
566 if (rdev->mode_info.atom_context) {
567 kfree(rdev->mode_info.atom_context->scratch);
568 kfree(rdev->mode_info.atom_context);
569 }
570 kfree(rdev->mode_info.atom_card_info);
571}
572
573int radeon_combios_init(struct radeon_device *rdev)
574{
575 radeon_combios_initialize_bios_scratch_regs(rdev->ddev);
576 return 0;
577}
578
579void radeon_combios_fini(struct radeon_device *rdev)
580{
581}
582
583/* if we get transitioned to only one device, tak VGA back */
584static unsigned int radeon_vga_set_decode(void *cookie, bool state)
585{
586 struct radeon_device *rdev = cookie;
587 radeon_vga_set_state(rdev, state);
588 if (state)
589 return VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM |
590 VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
591 else
592 return VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
593}
594
595void radeon_check_arguments(struct radeon_device *rdev)
596{
597 /* vramlimit must be a power of two */
598 switch (radeon_vram_limit) {
599 case 0:
600 case 4:
601 case 8:
602 case 16:
603 case 32:
604 case 64:
605 case 128:
606 case 256:
607 case 512:
608 case 1024:
609 case 2048:
610 case 4096:
611 break;
612 default:
613 dev_warn(rdev->dev, "vram limit (%d) must be a power of 2\n",
614 radeon_vram_limit);
615 radeon_vram_limit = 0;
616 break;
617 }
618 radeon_vram_limit = radeon_vram_limit << 20;
619 /* gtt size must be power of two and greater or equal to 32M */
620 switch (radeon_gart_size) {
621 case 4:
622 case 8:
623 case 16:
624 dev_warn(rdev->dev, "gart size (%d) too small forcing to 512M\n",
625 radeon_gart_size);
626 radeon_gart_size = 512;
627 break;
628 case 32:
629 case 64:
630 case 128:
631 case 256:
632 case 512:
633 case 1024:
634 case 2048:
635 case 4096:
636 break;
637 default:
638 dev_warn(rdev->dev, "gart size (%d) must be a power of 2\n",
639 radeon_gart_size);
640 radeon_gart_size = 512;
641 break;
642 }
643 rdev->mc.gtt_size = radeon_gart_size * 1024 * 1024;
644 /* AGP mode can only be -1, 1, 2, 4, 8 */
645 switch (radeon_agpmode) {
646 case -1:
647 case 0:
648 case 1:
649 case 2:
650 case 4:
651 case 8:
652 break;
653 default:
654 dev_warn(rdev->dev, "invalid AGP mode %d (valid mode: "
655 "-1, 0, 1, 2, 4, 8)\n", radeon_agpmode);
656 radeon_agpmode = 0;
657 break;
658 }
659}
660
661static void radeon_switcheroo_set_state(struct pci_dev *pdev, enum vga_switcheroo_state state)
662{
663 struct drm_device *dev = pci_get_drvdata(pdev);
664 pm_message_t pmm = { .event = PM_EVENT_SUSPEND };
665 if (state == VGA_SWITCHEROO_ON) {
666 printk(KERN_INFO "radeon: switched on\n");
667 /* don't suspend or resume card normally */
668 dev->switch_power_state = DRM_SWITCH_POWER_CHANGING;
669 radeon_resume_kms(dev);
670 dev->switch_power_state = DRM_SWITCH_POWER_ON;
671 drm_kms_helper_poll_enable(dev);
672 } else {
673 printk(KERN_INFO "radeon: switched off\n");
674 drm_kms_helper_poll_disable(dev);
675 dev->switch_power_state = DRM_SWITCH_POWER_CHANGING;
676 radeon_suspend_kms(dev, pmm);
677 dev->switch_power_state = DRM_SWITCH_POWER_OFF;
678 }
679}
680
681static bool radeon_switcheroo_can_switch(struct pci_dev *pdev)
682{
683 struct drm_device *dev = pci_get_drvdata(pdev);
684 bool can_switch;
685
686 spin_lock(&dev->count_lock);
687 can_switch = (dev->open_count == 0);
688 spin_unlock(&dev->count_lock);
689 return can_switch;
690}
691
692
693int radeon_device_init(struct radeon_device *rdev,
694 struct drm_device *ddev,
695 struct pci_dev *pdev,
696 uint32_t flags)
697{
698 int r, i;
699 int dma_bits;
700
701 rdev->shutdown = false;
702 rdev->dev = &pdev->dev;
703 rdev->ddev = ddev;
704 rdev->pdev = pdev;
705 rdev->flags = flags;
706 rdev->family = flags & RADEON_FAMILY_MASK;
707 rdev->is_atom_bios = false;
708 rdev->usec_timeout = RADEON_MAX_USEC_TIMEOUT;
709 rdev->mc.gtt_size = radeon_gart_size * 1024 * 1024;
710 rdev->gpu_lockup = false;
711 rdev->accel_working = false;
712
713 DRM_INFO("initializing kernel modesetting (%s 0x%04X:0x%04X 0x%04X:0x%04X).\n",
714 radeon_family_name[rdev->family], pdev->vendor, pdev->device,
715 pdev->subsystem_vendor, pdev->subsystem_device);
716
717 /* mutex initialization are all done here so we
718 * can recall function without having locking issues */
719 mutex_init(&rdev->cs_mutex);
720 mutex_init(&rdev->ib_pool.mutex);
721 mutex_init(&rdev->cp.mutex);
722 mutex_init(&rdev->dc_hw_i2c_mutex);
723 if (rdev->family >= CHIP_R600)
724 spin_lock_init(&rdev->ih.lock);
725 mutex_init(&rdev->gem.mutex);
726 mutex_init(&rdev->pm.mutex);
727 mutex_init(&rdev->vram_mutex);
728 rwlock_init(&rdev->fence_drv.lock);
729 INIT_LIST_HEAD(&rdev->gem.objects);
730 init_waitqueue_head(&rdev->irq.vblank_queue);
731 init_waitqueue_head(&rdev->irq.idle_queue);
732
733 /* Set asic functions */
734 r = radeon_asic_init(rdev);
735 if (r)
736 return r;
737 radeon_check_arguments(rdev);
738
739 /* all of the newer IGP chips have an internal gart
740 * However some rs4xx report as AGP, so remove that here.
741 */
742 if ((rdev->family >= CHIP_RS400) &&
743 (rdev->flags & RADEON_IS_IGP)) {
744 rdev->flags &= ~RADEON_IS_AGP;
745 }
746
747 if (rdev->flags & RADEON_IS_AGP && radeon_agpmode == -1) {
748 radeon_agp_disable(rdev);
749 }
750
751 /* set DMA mask + need_dma32 flags.
752 * PCIE - can handle 40-bits.
753 * IGP - can handle 40-bits (in theory)
754 * AGP - generally dma32 is safest
755 * PCI - only dma32
756 */
757 rdev->need_dma32 = false;
758 if (rdev->flags & RADEON_IS_AGP)
759 rdev->need_dma32 = true;
760 if (rdev->flags & RADEON_IS_PCI)
761 rdev->need_dma32 = true;
762
763 dma_bits = rdev->need_dma32 ? 32 : 40;
764 r = pci_set_dma_mask(rdev->pdev, DMA_BIT_MASK(dma_bits));
765 if (r) {
766 rdev->need_dma32 = true;
767 printk(KERN_WARNING "radeon: No suitable DMA available.\n");
768 }
769
770 /* Registers mapping */
771 /* TODO: block userspace mapping of io register */
772 rdev->rmmio_base = pci_resource_start(rdev->pdev, 2);
773 rdev->rmmio_size = pci_resource_len(rdev->pdev, 2);
774 rdev->rmmio = ioremap(rdev->rmmio_base, rdev->rmmio_size);
775 if (rdev->rmmio == NULL) {
776 return -ENOMEM;
777 }
778 DRM_INFO("register mmio base: 0x%08X\n", (uint32_t)rdev->rmmio_base);
779 DRM_INFO("register mmio size: %u\n", (unsigned)rdev->rmmio_size);
780
781 /* io port mapping */
782 for (i = 0; i < DEVICE_COUNT_RESOURCE; i++) {
783 if (pci_resource_flags(rdev->pdev, i) & IORESOURCE_IO) {
784 rdev->rio_mem_size = pci_resource_len(rdev->pdev, i);
785 rdev->rio_mem = pci_iomap(rdev->pdev, i, rdev->rio_mem_size);
786 break;
787 }
788 }
789 if (rdev->rio_mem == NULL)
790 DRM_ERROR("Unable to find PCI I/O BAR\n");
791
792 /* if we have > 1 VGA cards, then disable the radeon VGA resources */
793 /* this will fail for cards that aren't VGA class devices, just
794 * ignore it */
795 vga_client_register(rdev->pdev, rdev, NULL, radeon_vga_set_decode);
796 vga_switcheroo_register_client(rdev->pdev,
797 radeon_switcheroo_set_state,
798 NULL,
799 radeon_switcheroo_can_switch);
800
801 r = radeon_init(rdev);
802 if (r)
803 return r;
804
805 if (rdev->flags & RADEON_IS_AGP && !rdev->accel_working) {
806 /* Acceleration not working on AGP card try again
807 * with fallback to PCI or PCIE GART
808 */
809 radeon_asic_reset(rdev);
810 radeon_fini(rdev);
811 radeon_agp_disable(rdev);
812 r = radeon_init(rdev);
813 if (r)
814 return r;
815 }
816 if (radeon_testing) {
817 radeon_test_moves(rdev);
818 }
819 if (radeon_benchmarking) {
820 radeon_benchmark(rdev);
821 }
822 return 0;
823}
824
825void radeon_device_fini(struct radeon_device *rdev)
826{
827 DRM_INFO("radeon: finishing device.\n");
828 rdev->shutdown = true;
829 /* evict vram memory */
830 radeon_bo_evict_vram(rdev);
831 radeon_fini(rdev);
832 vga_switcheroo_unregister_client(rdev->pdev);
833 vga_client_register(rdev->pdev, NULL, NULL, NULL);
834 if (rdev->rio_mem)
835 pci_iounmap(rdev->pdev, rdev->rio_mem);
836 rdev->rio_mem = NULL;
837 iounmap(rdev->rmmio);
838 rdev->rmmio = NULL;
839}
840
841
842/*
843 * Suspend & resume.
844 */
845int radeon_suspend_kms(struct drm_device *dev, pm_message_t state)
846{
847 struct radeon_device *rdev;
848 struct drm_crtc *crtc;
849 struct drm_connector *connector;
850 int r;
851
852 if (dev == NULL || dev->dev_private == NULL) {
853 return -ENODEV;
854 }
855 if (state.event == PM_EVENT_PRETHAW) {
856 return 0;
857 }
858 rdev = dev->dev_private;
859
860 if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
861 return 0;
862
863 /* turn off display hw */
864 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
865 drm_helper_connector_dpms(connector, DRM_MODE_DPMS_OFF);
866 }
867
868 /* unpin the front buffers */
869 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
870 struct radeon_framebuffer *rfb = to_radeon_framebuffer(crtc->fb);
871 struct radeon_bo *robj;
872
873 if (rfb == NULL || rfb->obj == NULL) {
874 continue;
875 }
876 robj = gem_to_radeon_bo(rfb->obj);
877 /* don't unpin kernel fb objects */
878 if (!radeon_fbdev_robj_is_fb(rdev, robj)) {
879 r = radeon_bo_reserve(robj, false);
880 if (r == 0) {
881 radeon_bo_unpin(robj);
882 radeon_bo_unreserve(robj);
883 }
884 }
885 }
886 /* evict vram memory */
887 radeon_bo_evict_vram(rdev);
888 /* wait for gpu to finish processing current batch */
889 radeon_fence_wait_last(rdev);
890
891 radeon_save_bios_scratch_regs(rdev);
892
893 radeon_pm_suspend(rdev);
894 radeon_suspend(rdev);
895 radeon_hpd_fini(rdev);
896 /* evict remaining vram memory */
897 radeon_bo_evict_vram(rdev);
898
899 radeon_agp_suspend(rdev);
900
901 pci_save_state(dev->pdev);
902 if (state.event == PM_EVENT_SUSPEND) {
903 /* Shut down the device */
904 pci_disable_device(dev->pdev);
905 pci_set_power_state(dev->pdev, PCI_D3hot);
906 }
907 console_lock();
908 radeon_fbdev_set_suspend(rdev, 1);
909 console_unlock();
910 return 0;
911}
912
913int radeon_resume_kms(struct drm_device *dev)
914{
915 struct drm_connector *connector;
916 struct radeon_device *rdev = dev->dev_private;
917
918 if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
919 return 0;
920
921 console_lock();
922 pci_set_power_state(dev->pdev, PCI_D0);
923 pci_restore_state(dev->pdev);
924 if (pci_enable_device(dev->pdev)) {
925 console_unlock();
926 return -1;
927 }
928 pci_set_master(dev->pdev);
929 /* resume AGP if in use */
930 radeon_agp_resume(rdev);
931 radeon_resume(rdev);
932 radeon_pm_resume(rdev);
933 radeon_restore_bios_scratch_regs(rdev);
934
935 radeon_fbdev_set_suspend(rdev, 0);
936 console_unlock();
937
938 /* init dig PHYs */
939 if (rdev->is_atom_bios)
940 radeon_atom_encoder_init(rdev);
941 /* reset hpd state */
942 radeon_hpd_init(rdev);
943 /* blat the mode back in */
944 drm_helper_resume_force_mode(dev);
945 /* turn on display hw */
946 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
947 drm_helper_connector_dpms(connector, DRM_MODE_DPMS_ON);
948 }
949 return 0;
950}
951
952int radeon_gpu_reset(struct radeon_device *rdev)
953{
954 int r;
955 int resched;
956
957 radeon_save_bios_scratch_regs(rdev);
958 /* block TTM */
959 resched = ttm_bo_lock_delayed_workqueue(&rdev->mman.bdev);
960 radeon_suspend(rdev);
961
962 r = radeon_asic_reset(rdev);
963 if (!r) {
964 dev_info(rdev->dev, "GPU reset succeed\n");
965 radeon_resume(rdev);
966 radeon_restore_bios_scratch_regs(rdev);
967 drm_helper_resume_force_mode(rdev->ddev);
968 ttm_bo_unlock_delayed_workqueue(&rdev->mman.bdev, resched);
969 return 0;
970 }
971 /* bad news, how to tell it to userspace ? */
972 dev_info(rdev->dev, "GPU reset failed\n");
973 return r;
974}
975
976
977/*
978 * Debugfs
979 */
980struct radeon_debugfs {
981 struct drm_info_list *files;
982 unsigned num_files;
983};
984static struct radeon_debugfs _radeon_debugfs[RADEON_DEBUGFS_MAX_NUM_FILES];
985static unsigned _radeon_debugfs_count = 0;
986
987int radeon_debugfs_add_files(struct radeon_device *rdev,
988 struct drm_info_list *files,
989 unsigned nfiles)
990{
991 unsigned i;
992
993 for (i = 0; i < _radeon_debugfs_count; i++) {
994 if (_radeon_debugfs[i].files == files) {
995 /* Already registered */
996 return 0;
997 }
998 }
999 if ((_radeon_debugfs_count + nfiles) > RADEON_DEBUGFS_MAX_NUM_FILES) {
1000 DRM_ERROR("Reached maximum number of debugfs files.\n");
1001 DRM_ERROR("Report so we increase RADEON_DEBUGFS_MAX_NUM_FILES.\n");
1002 return -EINVAL;
1003 }
1004 _radeon_debugfs[_radeon_debugfs_count].files = files;
1005 _radeon_debugfs[_radeon_debugfs_count].num_files = nfiles;
1006 _radeon_debugfs_count++;
1007#if defined(CONFIG_DEBUG_FS)
1008 drm_debugfs_create_files(files, nfiles,
1009 rdev->ddev->control->debugfs_root,
1010 rdev->ddev->control);
1011 drm_debugfs_create_files(files, nfiles,
1012 rdev->ddev->primary->debugfs_root,
1013 rdev->ddev->primary);
1014#endif
1015 return 0;
1016}
1017
1018#if defined(CONFIG_DEBUG_FS)
1019int radeon_debugfs_init(struct drm_minor *minor)
1020{
1021 return 0;
1022}
1023
1024void radeon_debugfs_cleanup(struct drm_minor *minor)
1025{
1026 unsigned i;
1027
1028 for (i = 0; i < _radeon_debugfs_count; i++) {
1029 drm_debugfs_remove_files(_radeon_debugfs[i].files,
1030 _radeon_debugfs[i].num_files, minor);
1031 }
1032}
1033#endif
1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28#include <linux/console.h>
29#include <linux/slab.h>
30#include <drm/drmP.h>
31#include <drm/drm_crtc_helper.h>
32#include <drm/radeon_drm.h>
33#include <linux/vgaarb.h>
34#include <linux/vga_switcheroo.h>
35#include <linux/efi.h>
36#include "radeon_reg.h"
37#include "radeon.h"
38#include "atom.h"
39
40static const char radeon_family_name[][16] = {
41 "R100",
42 "RV100",
43 "RS100",
44 "RV200",
45 "RS200",
46 "R200",
47 "RV250",
48 "RS300",
49 "RV280",
50 "R300",
51 "R350",
52 "RV350",
53 "RV380",
54 "R420",
55 "R423",
56 "RV410",
57 "RS400",
58 "RS480",
59 "RS600",
60 "RS690",
61 "RS740",
62 "RV515",
63 "R520",
64 "RV530",
65 "RV560",
66 "RV570",
67 "R580",
68 "R600",
69 "RV610",
70 "RV630",
71 "RV670",
72 "RV620",
73 "RV635",
74 "RS780",
75 "RS880",
76 "RV770",
77 "RV730",
78 "RV710",
79 "RV740",
80 "CEDAR",
81 "REDWOOD",
82 "JUNIPER",
83 "CYPRESS",
84 "HEMLOCK",
85 "PALM",
86 "SUMO",
87 "SUMO2",
88 "BARTS",
89 "TURKS",
90 "CAICOS",
91 "CAYMAN",
92 "ARUBA",
93 "TAHITI",
94 "PITCAIRN",
95 "VERDE",
96 "LAST",
97};
98
99/*
100 * Clear GPU surface registers.
101 */
102void radeon_surface_init(struct radeon_device *rdev)
103{
104 /* FIXME: check this out */
105 if (rdev->family < CHIP_R600) {
106 int i;
107
108 for (i = 0; i < RADEON_GEM_MAX_SURFACES; i++) {
109 if (rdev->surface_regs[i].bo)
110 radeon_bo_get_surface_reg(rdev->surface_regs[i].bo);
111 else
112 radeon_clear_surface_reg(rdev, i);
113 }
114 /* enable surfaces */
115 WREG32(RADEON_SURFACE_CNTL, 0);
116 }
117}
118
119/*
120 * GPU scratch registers helpers function.
121 */
122void radeon_scratch_init(struct radeon_device *rdev)
123{
124 int i;
125
126 /* FIXME: check this out */
127 if (rdev->family < CHIP_R300) {
128 rdev->scratch.num_reg = 5;
129 } else {
130 rdev->scratch.num_reg = 7;
131 }
132 rdev->scratch.reg_base = RADEON_SCRATCH_REG0;
133 for (i = 0; i < rdev->scratch.num_reg; i++) {
134 rdev->scratch.free[i] = true;
135 rdev->scratch.reg[i] = rdev->scratch.reg_base + (i * 4);
136 }
137}
138
139int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg)
140{
141 int i;
142
143 for (i = 0; i < rdev->scratch.num_reg; i++) {
144 if (rdev->scratch.free[i]) {
145 rdev->scratch.free[i] = false;
146 *reg = rdev->scratch.reg[i];
147 return 0;
148 }
149 }
150 return -EINVAL;
151}
152
153void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg)
154{
155 int i;
156
157 for (i = 0; i < rdev->scratch.num_reg; i++) {
158 if (rdev->scratch.reg[i] == reg) {
159 rdev->scratch.free[i] = true;
160 return;
161 }
162 }
163}
164
165void radeon_wb_disable(struct radeon_device *rdev)
166{
167 int r;
168
169 if (rdev->wb.wb_obj) {
170 r = radeon_bo_reserve(rdev->wb.wb_obj, false);
171 if (unlikely(r != 0))
172 return;
173 radeon_bo_kunmap(rdev->wb.wb_obj);
174 radeon_bo_unpin(rdev->wb.wb_obj);
175 radeon_bo_unreserve(rdev->wb.wb_obj);
176 }
177 rdev->wb.enabled = false;
178}
179
180void radeon_wb_fini(struct radeon_device *rdev)
181{
182 radeon_wb_disable(rdev);
183 if (rdev->wb.wb_obj) {
184 radeon_bo_unref(&rdev->wb.wb_obj);
185 rdev->wb.wb = NULL;
186 rdev->wb.wb_obj = NULL;
187 }
188}
189
190int radeon_wb_init(struct radeon_device *rdev)
191{
192 int r;
193
194 if (rdev->wb.wb_obj == NULL) {
195 r = radeon_bo_create(rdev, RADEON_GPU_PAGE_SIZE, PAGE_SIZE, true,
196 RADEON_GEM_DOMAIN_GTT, NULL, &rdev->wb.wb_obj);
197 if (r) {
198 dev_warn(rdev->dev, "(%d) create WB bo failed\n", r);
199 return r;
200 }
201 }
202 r = radeon_bo_reserve(rdev->wb.wb_obj, false);
203 if (unlikely(r != 0)) {
204 radeon_wb_fini(rdev);
205 return r;
206 }
207 r = radeon_bo_pin(rdev->wb.wb_obj, RADEON_GEM_DOMAIN_GTT,
208 &rdev->wb.gpu_addr);
209 if (r) {
210 radeon_bo_unreserve(rdev->wb.wb_obj);
211 dev_warn(rdev->dev, "(%d) pin WB bo failed\n", r);
212 radeon_wb_fini(rdev);
213 return r;
214 }
215 r = radeon_bo_kmap(rdev->wb.wb_obj, (void **)&rdev->wb.wb);
216 radeon_bo_unreserve(rdev->wb.wb_obj);
217 if (r) {
218 dev_warn(rdev->dev, "(%d) map WB bo failed\n", r);
219 radeon_wb_fini(rdev);
220 return r;
221 }
222
223 /* clear wb memory */
224 memset((char *)rdev->wb.wb, 0, RADEON_GPU_PAGE_SIZE);
225 /* disable event_write fences */
226 rdev->wb.use_event = false;
227 /* disabled via module param */
228 if (radeon_no_wb == 1) {
229 rdev->wb.enabled = false;
230 } else {
231 if (rdev->flags & RADEON_IS_AGP) {
232 /* often unreliable on AGP */
233 rdev->wb.enabled = false;
234 } else if (rdev->family < CHIP_R300) {
235 /* often unreliable on pre-r300 */
236 rdev->wb.enabled = false;
237 } else {
238 rdev->wb.enabled = true;
239 /* event_write fences are only available on r600+ */
240 if (rdev->family >= CHIP_R600) {
241 rdev->wb.use_event = true;
242 }
243 }
244 }
245 /* always use writeback/events on NI, APUs */
246 if (rdev->family >= CHIP_PALM) {
247 rdev->wb.enabled = true;
248 rdev->wb.use_event = true;
249 }
250
251 dev_info(rdev->dev, "WB %sabled\n", rdev->wb.enabled ? "en" : "dis");
252
253 return 0;
254}
255
256/**
257 * radeon_vram_location - try to find VRAM location
258 * @rdev: radeon device structure holding all necessary informations
259 * @mc: memory controller structure holding memory informations
260 * @base: base address at which to put VRAM
261 *
262 * Function will place try to place VRAM at base address provided
263 * as parameter (which is so far either PCI aperture address or
264 * for IGP TOM base address).
265 *
266 * If there is not enough space to fit the unvisible VRAM in the 32bits
267 * address space then we limit the VRAM size to the aperture.
268 *
269 * If we are using AGP and if the AGP aperture doesn't allow us to have
270 * room for all the VRAM than we restrict the VRAM to the PCI aperture
271 * size and print a warning.
272 *
273 * This function will never fails, worst case are limiting VRAM.
274 *
275 * Note: GTT start, end, size should be initialized before calling this
276 * function on AGP platform.
277 *
278 * Note: We don't explicitly enforce VRAM start to be aligned on VRAM size,
279 * this shouldn't be a problem as we are using the PCI aperture as a reference.
280 * Otherwise this would be needed for rv280, all r3xx, and all r4xx, but
281 * not IGP.
282 *
283 * Note: we use mc_vram_size as on some board we need to program the mc to
284 * cover the whole aperture even if VRAM size is inferior to aperture size
285 * Novell bug 204882 + along with lots of ubuntu ones
286 *
287 * Note: when limiting vram it's safe to overwritte real_vram_size because
288 * we are not in case where real_vram_size is inferior to mc_vram_size (ie
289 * note afected by bogus hw of Novell bug 204882 + along with lots of ubuntu
290 * ones)
291 *
292 * Note: IGP TOM addr should be the same as the aperture addr, we don't
293 * explicitly check for that thought.
294 *
295 * FIXME: when reducing VRAM size align new size on power of 2.
296 */
297void radeon_vram_location(struct radeon_device *rdev, struct radeon_mc *mc, u64 base)
298{
299 mc->vram_start = base;
300 if (mc->mc_vram_size > (0xFFFFFFFF - base + 1)) {
301 dev_warn(rdev->dev, "limiting VRAM to PCI aperture size\n");
302 mc->real_vram_size = mc->aper_size;
303 mc->mc_vram_size = mc->aper_size;
304 }
305 mc->vram_end = mc->vram_start + mc->mc_vram_size - 1;
306 if (rdev->flags & RADEON_IS_AGP && mc->vram_end > mc->gtt_start && mc->vram_start <= mc->gtt_end) {
307 dev_warn(rdev->dev, "limiting VRAM to PCI aperture size\n");
308 mc->real_vram_size = mc->aper_size;
309 mc->mc_vram_size = mc->aper_size;
310 }
311 mc->vram_end = mc->vram_start + mc->mc_vram_size - 1;
312 if (radeon_vram_limit && radeon_vram_limit < mc->real_vram_size)
313 mc->real_vram_size = radeon_vram_limit;
314 dev_info(rdev->dev, "VRAM: %lluM 0x%016llX - 0x%016llX (%lluM used)\n",
315 mc->mc_vram_size >> 20, mc->vram_start,
316 mc->vram_end, mc->real_vram_size >> 20);
317}
318
319/**
320 * radeon_gtt_location - try to find GTT location
321 * @rdev: radeon device structure holding all necessary informations
322 * @mc: memory controller structure holding memory informations
323 *
324 * Function will place try to place GTT before or after VRAM.
325 *
326 * If GTT size is bigger than space left then we ajust GTT size.
327 * Thus function will never fails.
328 *
329 * FIXME: when reducing GTT size align new size on power of 2.
330 */
331void radeon_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc)
332{
333 u64 size_af, size_bf;
334
335 size_af = ((0xFFFFFFFF - mc->vram_end) + mc->gtt_base_align) & ~mc->gtt_base_align;
336 size_bf = mc->vram_start & ~mc->gtt_base_align;
337 if (size_bf > size_af) {
338 if (mc->gtt_size > size_bf) {
339 dev_warn(rdev->dev, "limiting GTT\n");
340 mc->gtt_size = size_bf;
341 }
342 mc->gtt_start = (mc->vram_start & ~mc->gtt_base_align) - mc->gtt_size;
343 } else {
344 if (mc->gtt_size > size_af) {
345 dev_warn(rdev->dev, "limiting GTT\n");
346 mc->gtt_size = size_af;
347 }
348 mc->gtt_start = (mc->vram_end + 1 + mc->gtt_base_align) & ~mc->gtt_base_align;
349 }
350 mc->gtt_end = mc->gtt_start + mc->gtt_size - 1;
351 dev_info(rdev->dev, "GTT: %lluM 0x%016llX - 0x%016llX\n",
352 mc->gtt_size >> 20, mc->gtt_start, mc->gtt_end);
353}
354
355/*
356 * GPU helpers function.
357 */
358bool radeon_card_posted(struct radeon_device *rdev)
359{
360 uint32_t reg;
361
362 if (efi_enabled && rdev->pdev->subsystem_vendor == PCI_VENDOR_ID_APPLE)
363 return false;
364
365 /* first check CRTCs */
366 if (ASIC_IS_DCE41(rdev)) {
367 reg = RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET) |
368 RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET);
369 if (reg & EVERGREEN_CRTC_MASTER_EN)
370 return true;
371 } else if (ASIC_IS_DCE4(rdev)) {
372 reg = RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET) |
373 RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET) |
374 RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET) |
375 RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET) |
376 RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET) |
377 RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET);
378 if (reg & EVERGREEN_CRTC_MASTER_EN)
379 return true;
380 } else if (ASIC_IS_AVIVO(rdev)) {
381 reg = RREG32(AVIVO_D1CRTC_CONTROL) |
382 RREG32(AVIVO_D2CRTC_CONTROL);
383 if (reg & AVIVO_CRTC_EN) {
384 return true;
385 }
386 } else {
387 reg = RREG32(RADEON_CRTC_GEN_CNTL) |
388 RREG32(RADEON_CRTC2_GEN_CNTL);
389 if (reg & RADEON_CRTC_EN) {
390 return true;
391 }
392 }
393
394 /* then check MEM_SIZE, in case the crtcs are off */
395 if (rdev->family >= CHIP_R600)
396 reg = RREG32(R600_CONFIG_MEMSIZE);
397 else
398 reg = RREG32(RADEON_CONFIG_MEMSIZE);
399
400 if (reg)
401 return true;
402
403 return false;
404
405}
406
407void radeon_update_bandwidth_info(struct radeon_device *rdev)
408{
409 fixed20_12 a;
410 u32 sclk = rdev->pm.current_sclk;
411 u32 mclk = rdev->pm.current_mclk;
412
413 /* sclk/mclk in Mhz */
414 a.full = dfixed_const(100);
415 rdev->pm.sclk.full = dfixed_const(sclk);
416 rdev->pm.sclk.full = dfixed_div(rdev->pm.sclk, a);
417 rdev->pm.mclk.full = dfixed_const(mclk);
418 rdev->pm.mclk.full = dfixed_div(rdev->pm.mclk, a);
419
420 if (rdev->flags & RADEON_IS_IGP) {
421 a.full = dfixed_const(16);
422 /* core_bandwidth = sclk(Mhz) * 16 */
423 rdev->pm.core_bandwidth.full = dfixed_div(rdev->pm.sclk, a);
424 }
425}
426
427bool radeon_boot_test_post_card(struct radeon_device *rdev)
428{
429 if (radeon_card_posted(rdev))
430 return true;
431
432 if (rdev->bios) {
433 DRM_INFO("GPU not posted. posting now...\n");
434 if (rdev->is_atom_bios)
435 atom_asic_init(rdev->mode_info.atom_context);
436 else
437 radeon_combios_asic_init(rdev->ddev);
438 return true;
439 } else {
440 dev_err(rdev->dev, "Card not posted and no BIOS - ignoring\n");
441 return false;
442 }
443}
444
445int radeon_dummy_page_init(struct radeon_device *rdev)
446{
447 if (rdev->dummy_page.page)
448 return 0;
449 rdev->dummy_page.page = alloc_page(GFP_DMA32 | GFP_KERNEL | __GFP_ZERO);
450 if (rdev->dummy_page.page == NULL)
451 return -ENOMEM;
452 rdev->dummy_page.addr = pci_map_page(rdev->pdev, rdev->dummy_page.page,
453 0, PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
454 if (pci_dma_mapping_error(rdev->pdev, rdev->dummy_page.addr)) {
455 dev_err(&rdev->pdev->dev, "Failed to DMA MAP the dummy page\n");
456 __free_page(rdev->dummy_page.page);
457 rdev->dummy_page.page = NULL;
458 return -ENOMEM;
459 }
460 return 0;
461}
462
463void radeon_dummy_page_fini(struct radeon_device *rdev)
464{
465 if (rdev->dummy_page.page == NULL)
466 return;
467 pci_unmap_page(rdev->pdev, rdev->dummy_page.addr,
468 PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
469 __free_page(rdev->dummy_page.page);
470 rdev->dummy_page.page = NULL;
471}
472
473
474/* ATOM accessor methods */
475static uint32_t cail_pll_read(struct card_info *info, uint32_t reg)
476{
477 struct radeon_device *rdev = info->dev->dev_private;
478 uint32_t r;
479
480 r = rdev->pll_rreg(rdev, reg);
481 return r;
482}
483
484static void cail_pll_write(struct card_info *info, uint32_t reg, uint32_t val)
485{
486 struct radeon_device *rdev = info->dev->dev_private;
487
488 rdev->pll_wreg(rdev, reg, val);
489}
490
491static uint32_t cail_mc_read(struct card_info *info, uint32_t reg)
492{
493 struct radeon_device *rdev = info->dev->dev_private;
494 uint32_t r;
495
496 r = rdev->mc_rreg(rdev, reg);
497 return r;
498}
499
500static void cail_mc_write(struct card_info *info, uint32_t reg, uint32_t val)
501{
502 struct radeon_device *rdev = info->dev->dev_private;
503
504 rdev->mc_wreg(rdev, reg, val);
505}
506
507static void cail_reg_write(struct card_info *info, uint32_t reg, uint32_t val)
508{
509 struct radeon_device *rdev = info->dev->dev_private;
510
511 WREG32(reg*4, val);
512}
513
514static uint32_t cail_reg_read(struct card_info *info, uint32_t reg)
515{
516 struct radeon_device *rdev = info->dev->dev_private;
517 uint32_t r;
518
519 r = RREG32(reg*4);
520 return r;
521}
522
523static void cail_ioreg_write(struct card_info *info, uint32_t reg, uint32_t val)
524{
525 struct radeon_device *rdev = info->dev->dev_private;
526
527 WREG32_IO(reg*4, val);
528}
529
530static uint32_t cail_ioreg_read(struct card_info *info, uint32_t reg)
531{
532 struct radeon_device *rdev = info->dev->dev_private;
533 uint32_t r;
534
535 r = RREG32_IO(reg*4);
536 return r;
537}
538
539int radeon_atombios_init(struct radeon_device *rdev)
540{
541 struct card_info *atom_card_info =
542 kzalloc(sizeof(struct card_info), GFP_KERNEL);
543
544 if (!atom_card_info)
545 return -ENOMEM;
546
547 rdev->mode_info.atom_card_info = atom_card_info;
548 atom_card_info->dev = rdev->ddev;
549 atom_card_info->reg_read = cail_reg_read;
550 atom_card_info->reg_write = cail_reg_write;
551 /* needed for iio ops */
552 if (rdev->rio_mem) {
553 atom_card_info->ioreg_read = cail_ioreg_read;
554 atom_card_info->ioreg_write = cail_ioreg_write;
555 } else {
556 DRM_ERROR("Unable to find PCI I/O BAR; using MMIO for ATOM IIO\n");
557 atom_card_info->ioreg_read = cail_reg_read;
558 atom_card_info->ioreg_write = cail_reg_write;
559 }
560 atom_card_info->mc_read = cail_mc_read;
561 atom_card_info->mc_write = cail_mc_write;
562 atom_card_info->pll_read = cail_pll_read;
563 atom_card_info->pll_write = cail_pll_write;
564
565 rdev->mode_info.atom_context = atom_parse(atom_card_info, rdev->bios);
566 mutex_init(&rdev->mode_info.atom_context->mutex);
567 radeon_atom_initialize_bios_scratch_regs(rdev->ddev);
568 atom_allocate_fb_scratch(rdev->mode_info.atom_context);
569 return 0;
570}
571
572void radeon_atombios_fini(struct radeon_device *rdev)
573{
574 if (rdev->mode_info.atom_context) {
575 kfree(rdev->mode_info.atom_context->scratch);
576 kfree(rdev->mode_info.atom_context);
577 }
578 kfree(rdev->mode_info.atom_card_info);
579}
580
581int radeon_combios_init(struct radeon_device *rdev)
582{
583 radeon_combios_initialize_bios_scratch_regs(rdev->ddev);
584 return 0;
585}
586
587void radeon_combios_fini(struct radeon_device *rdev)
588{
589}
590
591/* if we get transitioned to only one device, tak VGA back */
592static unsigned int radeon_vga_set_decode(void *cookie, bool state)
593{
594 struct radeon_device *rdev = cookie;
595 radeon_vga_set_state(rdev, state);
596 if (state)
597 return VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM |
598 VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
599 else
600 return VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
601}
602
603void radeon_check_arguments(struct radeon_device *rdev)
604{
605 /* vramlimit must be a power of two */
606 switch (radeon_vram_limit) {
607 case 0:
608 case 4:
609 case 8:
610 case 16:
611 case 32:
612 case 64:
613 case 128:
614 case 256:
615 case 512:
616 case 1024:
617 case 2048:
618 case 4096:
619 break;
620 default:
621 dev_warn(rdev->dev, "vram limit (%d) must be a power of 2\n",
622 radeon_vram_limit);
623 radeon_vram_limit = 0;
624 break;
625 }
626 radeon_vram_limit = radeon_vram_limit << 20;
627 /* gtt size must be power of two and greater or equal to 32M */
628 switch (radeon_gart_size) {
629 case 4:
630 case 8:
631 case 16:
632 dev_warn(rdev->dev, "gart size (%d) too small forcing to 512M\n",
633 radeon_gart_size);
634 radeon_gart_size = 512;
635 break;
636 case 32:
637 case 64:
638 case 128:
639 case 256:
640 case 512:
641 case 1024:
642 case 2048:
643 case 4096:
644 break;
645 default:
646 dev_warn(rdev->dev, "gart size (%d) must be a power of 2\n",
647 radeon_gart_size);
648 radeon_gart_size = 512;
649 break;
650 }
651 rdev->mc.gtt_size = radeon_gart_size * 1024 * 1024;
652 /* AGP mode can only be -1, 1, 2, 4, 8 */
653 switch (radeon_agpmode) {
654 case -1:
655 case 0:
656 case 1:
657 case 2:
658 case 4:
659 case 8:
660 break;
661 default:
662 dev_warn(rdev->dev, "invalid AGP mode %d (valid mode: "
663 "-1, 0, 1, 2, 4, 8)\n", radeon_agpmode);
664 radeon_agpmode = 0;
665 break;
666 }
667}
668
669static void radeon_switcheroo_set_state(struct pci_dev *pdev, enum vga_switcheroo_state state)
670{
671 struct drm_device *dev = pci_get_drvdata(pdev);
672 pm_message_t pmm = { .event = PM_EVENT_SUSPEND };
673 if (state == VGA_SWITCHEROO_ON) {
674 printk(KERN_INFO "radeon: switched on\n");
675 /* don't suspend or resume card normally */
676 dev->switch_power_state = DRM_SWITCH_POWER_CHANGING;
677 radeon_resume_kms(dev);
678 dev->switch_power_state = DRM_SWITCH_POWER_ON;
679 drm_kms_helper_poll_enable(dev);
680 } else {
681 printk(KERN_INFO "radeon: switched off\n");
682 drm_kms_helper_poll_disable(dev);
683 dev->switch_power_state = DRM_SWITCH_POWER_CHANGING;
684 radeon_suspend_kms(dev, pmm);
685 dev->switch_power_state = DRM_SWITCH_POWER_OFF;
686 }
687}
688
689static bool radeon_switcheroo_can_switch(struct pci_dev *pdev)
690{
691 struct drm_device *dev = pci_get_drvdata(pdev);
692 bool can_switch;
693
694 spin_lock(&dev->count_lock);
695 can_switch = (dev->open_count == 0);
696 spin_unlock(&dev->count_lock);
697 return can_switch;
698}
699
700static const struct vga_switcheroo_client_ops radeon_switcheroo_ops = {
701 .set_gpu_state = radeon_switcheroo_set_state,
702 .reprobe = NULL,
703 .can_switch = radeon_switcheroo_can_switch,
704};
705
706int radeon_device_init(struct radeon_device *rdev,
707 struct drm_device *ddev,
708 struct pci_dev *pdev,
709 uint32_t flags)
710{
711 int r, i;
712 int dma_bits;
713
714 rdev->shutdown = false;
715 rdev->dev = &pdev->dev;
716 rdev->ddev = ddev;
717 rdev->pdev = pdev;
718 rdev->flags = flags;
719 rdev->family = flags & RADEON_FAMILY_MASK;
720 rdev->is_atom_bios = false;
721 rdev->usec_timeout = RADEON_MAX_USEC_TIMEOUT;
722 rdev->mc.gtt_size = radeon_gart_size * 1024 * 1024;
723 rdev->accel_working = false;
724
725 DRM_INFO("initializing kernel modesetting (%s 0x%04X:0x%04X 0x%04X:0x%04X).\n",
726 radeon_family_name[rdev->family], pdev->vendor, pdev->device,
727 pdev->subsystem_vendor, pdev->subsystem_device);
728
729 /* mutex initialization are all done here so we
730 * can recall function without having locking issues */
731 radeon_mutex_init(&rdev->cs_mutex);
732 mutex_init(&rdev->ring_lock);
733 mutex_init(&rdev->dc_hw_i2c_mutex);
734 if (rdev->family >= CHIP_R600)
735 spin_lock_init(&rdev->ih.lock);
736 mutex_init(&rdev->gem.mutex);
737 mutex_init(&rdev->pm.mutex);
738 mutex_init(&rdev->vram_mutex);
739 init_waitqueue_head(&rdev->irq.vblank_queue);
740 init_waitqueue_head(&rdev->irq.idle_queue);
741 r = radeon_gem_init(rdev);
742 if (r)
743 return r;
744 /* initialize vm here */
745 rdev->vm_manager.use_bitmap = 1;
746 rdev->vm_manager.max_pfn = 1 << 20;
747 INIT_LIST_HEAD(&rdev->vm_manager.lru_vm);
748
749 /* Set asic functions */
750 r = radeon_asic_init(rdev);
751 if (r)
752 return r;
753 radeon_check_arguments(rdev);
754
755 /* all of the newer IGP chips have an internal gart
756 * However some rs4xx report as AGP, so remove that here.
757 */
758 if ((rdev->family >= CHIP_RS400) &&
759 (rdev->flags & RADEON_IS_IGP)) {
760 rdev->flags &= ~RADEON_IS_AGP;
761 }
762
763 if (rdev->flags & RADEON_IS_AGP && radeon_agpmode == -1) {
764 radeon_agp_disable(rdev);
765 }
766
767 /* set DMA mask + need_dma32 flags.
768 * PCIE - can handle 40-bits.
769 * IGP - can handle 40-bits
770 * AGP - generally dma32 is safest
771 * PCI - dma32 for legacy pci gart, 40 bits on newer asics
772 */
773 rdev->need_dma32 = false;
774 if (rdev->flags & RADEON_IS_AGP)
775 rdev->need_dma32 = true;
776 if ((rdev->flags & RADEON_IS_PCI) &&
777 (rdev->family <= CHIP_RS740))
778 rdev->need_dma32 = true;
779
780 dma_bits = rdev->need_dma32 ? 32 : 40;
781 r = pci_set_dma_mask(rdev->pdev, DMA_BIT_MASK(dma_bits));
782 if (r) {
783 rdev->need_dma32 = true;
784 dma_bits = 32;
785 printk(KERN_WARNING "radeon: No suitable DMA available.\n");
786 }
787 r = pci_set_consistent_dma_mask(rdev->pdev, DMA_BIT_MASK(dma_bits));
788 if (r) {
789 pci_set_consistent_dma_mask(rdev->pdev, DMA_BIT_MASK(32));
790 printk(KERN_WARNING "radeon: No coherent DMA available.\n");
791 }
792
793 /* Registers mapping */
794 /* TODO: block userspace mapping of io register */
795 rdev->rmmio_base = pci_resource_start(rdev->pdev, 2);
796 rdev->rmmio_size = pci_resource_len(rdev->pdev, 2);
797 rdev->rmmio = ioremap(rdev->rmmio_base, rdev->rmmio_size);
798 if (rdev->rmmio == NULL) {
799 return -ENOMEM;
800 }
801 DRM_INFO("register mmio base: 0x%08X\n", (uint32_t)rdev->rmmio_base);
802 DRM_INFO("register mmio size: %u\n", (unsigned)rdev->rmmio_size);
803
804 /* io port mapping */
805 for (i = 0; i < DEVICE_COUNT_RESOURCE; i++) {
806 if (pci_resource_flags(rdev->pdev, i) & IORESOURCE_IO) {
807 rdev->rio_mem_size = pci_resource_len(rdev->pdev, i);
808 rdev->rio_mem = pci_iomap(rdev->pdev, i, rdev->rio_mem_size);
809 break;
810 }
811 }
812 if (rdev->rio_mem == NULL)
813 DRM_ERROR("Unable to find PCI I/O BAR\n");
814
815 /* if we have > 1 VGA cards, then disable the radeon VGA resources */
816 /* this will fail for cards that aren't VGA class devices, just
817 * ignore it */
818 vga_client_register(rdev->pdev, rdev, NULL, radeon_vga_set_decode);
819 vga_switcheroo_register_client(rdev->pdev, &radeon_switcheroo_ops);
820
821 r = radeon_init(rdev);
822 if (r)
823 return r;
824
825 if (rdev->flags & RADEON_IS_AGP && !rdev->accel_working) {
826 /* Acceleration not working on AGP card try again
827 * with fallback to PCI or PCIE GART
828 */
829 radeon_asic_reset(rdev);
830 radeon_fini(rdev);
831 radeon_agp_disable(rdev);
832 r = radeon_init(rdev);
833 if (r)
834 return r;
835 }
836 if ((radeon_testing & 1)) {
837 radeon_test_moves(rdev);
838 }
839 if ((radeon_testing & 2)) {
840 radeon_test_syncing(rdev);
841 }
842 if (radeon_benchmarking) {
843 radeon_benchmark(rdev, radeon_benchmarking);
844 }
845 return 0;
846}
847
848static void radeon_debugfs_remove_files(struct radeon_device *rdev);
849
850void radeon_device_fini(struct radeon_device *rdev)
851{
852 DRM_INFO("radeon: finishing device.\n");
853 rdev->shutdown = true;
854 /* evict vram memory */
855 radeon_bo_evict_vram(rdev);
856 radeon_fini(rdev);
857 vga_switcheroo_unregister_client(rdev->pdev);
858 vga_client_register(rdev->pdev, NULL, NULL, NULL);
859 if (rdev->rio_mem)
860 pci_iounmap(rdev->pdev, rdev->rio_mem);
861 rdev->rio_mem = NULL;
862 iounmap(rdev->rmmio);
863 rdev->rmmio = NULL;
864 radeon_debugfs_remove_files(rdev);
865}
866
867
868/*
869 * Suspend & resume.
870 */
871int radeon_suspend_kms(struct drm_device *dev, pm_message_t state)
872{
873 struct radeon_device *rdev;
874 struct drm_crtc *crtc;
875 struct drm_connector *connector;
876 int i, r;
877
878 if (dev == NULL || dev->dev_private == NULL) {
879 return -ENODEV;
880 }
881 if (state.event == PM_EVENT_PRETHAW) {
882 return 0;
883 }
884 rdev = dev->dev_private;
885
886 if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
887 return 0;
888
889 drm_kms_helper_poll_disable(dev);
890
891 /* turn off display hw */
892 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
893 drm_helper_connector_dpms(connector, DRM_MODE_DPMS_OFF);
894 }
895
896 /* unpin the front buffers */
897 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
898 struct radeon_framebuffer *rfb = to_radeon_framebuffer(crtc->fb);
899 struct radeon_bo *robj;
900
901 if (rfb == NULL || rfb->obj == NULL) {
902 continue;
903 }
904 robj = gem_to_radeon_bo(rfb->obj);
905 /* don't unpin kernel fb objects */
906 if (!radeon_fbdev_robj_is_fb(rdev, robj)) {
907 r = radeon_bo_reserve(robj, false);
908 if (r == 0) {
909 radeon_bo_unpin(robj);
910 radeon_bo_unreserve(robj);
911 }
912 }
913 }
914 /* evict vram memory */
915 radeon_bo_evict_vram(rdev);
916
917 mutex_lock(&rdev->ring_lock);
918 /* wait for gpu to finish processing current batch */
919 for (i = 0; i < RADEON_NUM_RINGS; i++)
920 radeon_fence_wait_empty_locked(rdev, i);
921 mutex_unlock(&rdev->ring_lock);
922
923 radeon_save_bios_scratch_regs(rdev);
924
925 radeon_pm_suspend(rdev);
926 radeon_suspend(rdev);
927 radeon_hpd_fini(rdev);
928 /* evict remaining vram memory */
929 radeon_bo_evict_vram(rdev);
930
931 radeon_agp_suspend(rdev);
932
933 pci_save_state(dev->pdev);
934 if (state.event == PM_EVENT_SUSPEND) {
935 /* Shut down the device */
936 pci_disable_device(dev->pdev);
937 pci_set_power_state(dev->pdev, PCI_D3hot);
938 }
939 console_lock();
940 radeon_fbdev_set_suspend(rdev, 1);
941 console_unlock();
942 return 0;
943}
944
945int radeon_resume_kms(struct drm_device *dev)
946{
947 struct drm_connector *connector;
948 struct radeon_device *rdev = dev->dev_private;
949
950 if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
951 return 0;
952
953 console_lock();
954 pci_set_power_state(dev->pdev, PCI_D0);
955 pci_restore_state(dev->pdev);
956 if (pci_enable_device(dev->pdev)) {
957 console_unlock();
958 return -1;
959 }
960 /* resume AGP if in use */
961 radeon_agp_resume(rdev);
962 radeon_resume(rdev);
963 radeon_pm_resume(rdev);
964 radeon_restore_bios_scratch_regs(rdev);
965
966 radeon_fbdev_set_suspend(rdev, 0);
967 console_unlock();
968
969 /* init dig PHYs, disp eng pll */
970 if (rdev->is_atom_bios) {
971 radeon_atom_encoder_init(rdev);
972 radeon_atom_disp_eng_pll_init(rdev);
973 }
974 /* reset hpd state */
975 radeon_hpd_init(rdev);
976 /* blat the mode back in */
977 drm_helper_resume_force_mode(dev);
978 /* turn on display hw */
979 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
980 drm_helper_connector_dpms(connector, DRM_MODE_DPMS_ON);
981 }
982
983 drm_kms_helper_poll_enable(dev);
984 return 0;
985}
986
987int radeon_gpu_reset(struct radeon_device *rdev)
988{
989 int r;
990 int resched;
991
992 radeon_save_bios_scratch_regs(rdev);
993 /* block TTM */
994 resched = ttm_bo_lock_delayed_workqueue(&rdev->mman.bdev);
995 radeon_suspend(rdev);
996
997 r = radeon_asic_reset(rdev);
998 if (!r) {
999 dev_info(rdev->dev, "GPU reset succeed\n");
1000 radeon_resume(rdev);
1001 radeon_restore_bios_scratch_regs(rdev);
1002 drm_helper_resume_force_mode(rdev->ddev);
1003 ttm_bo_unlock_delayed_workqueue(&rdev->mman.bdev, resched);
1004 }
1005
1006 if (r) {
1007 /* bad news, how to tell it to userspace ? */
1008 dev_info(rdev->dev, "GPU reset failed\n");
1009 }
1010
1011 return r;
1012}
1013
1014
1015/*
1016 * Debugfs
1017 */
1018int radeon_debugfs_add_files(struct radeon_device *rdev,
1019 struct drm_info_list *files,
1020 unsigned nfiles)
1021{
1022 unsigned i;
1023
1024 for (i = 0; i < rdev->debugfs_count; i++) {
1025 if (rdev->debugfs[i].files == files) {
1026 /* Already registered */
1027 return 0;
1028 }
1029 }
1030
1031 i = rdev->debugfs_count + 1;
1032 if (i > RADEON_DEBUGFS_MAX_COMPONENTS) {
1033 DRM_ERROR("Reached maximum number of debugfs components.\n");
1034 DRM_ERROR("Report so we increase "
1035 "RADEON_DEBUGFS_MAX_COMPONENTS.\n");
1036 return -EINVAL;
1037 }
1038 rdev->debugfs[rdev->debugfs_count].files = files;
1039 rdev->debugfs[rdev->debugfs_count].num_files = nfiles;
1040 rdev->debugfs_count = i;
1041#if defined(CONFIG_DEBUG_FS)
1042 drm_debugfs_create_files(files, nfiles,
1043 rdev->ddev->control->debugfs_root,
1044 rdev->ddev->control);
1045 drm_debugfs_create_files(files, nfiles,
1046 rdev->ddev->primary->debugfs_root,
1047 rdev->ddev->primary);
1048#endif
1049 return 0;
1050}
1051
1052static void radeon_debugfs_remove_files(struct radeon_device *rdev)
1053{
1054#if defined(CONFIG_DEBUG_FS)
1055 unsigned i;
1056
1057 for (i = 0; i < rdev->debugfs_count; i++) {
1058 drm_debugfs_remove_files(rdev->debugfs[i].files,
1059 rdev->debugfs[i].num_files,
1060 rdev->ddev->control);
1061 drm_debugfs_remove_files(rdev->debugfs[i].files,
1062 rdev->debugfs[i].num_files,
1063 rdev->ddev->primary);
1064 }
1065#endif
1066}
1067
1068#if defined(CONFIG_DEBUG_FS)
1069int radeon_debugfs_init(struct drm_minor *minor)
1070{
1071 return 0;
1072}
1073
1074void radeon_debugfs_cleanup(struct drm_minor *minor)
1075{
1076}
1077#endif