Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 | // SPDX-License-Identifier: GPL-2.0-only /* * OMAP54XX Power domains framework * * Copyright (C) 2013 Texas Instruments, Inc. * * Abhijit Pagare (abhijitpagare@ti.com) * Benoit Cousson (b-cousson@ti.com) * Paul Walmsley (paul@pwsan.com) * * This file is automatically generated from the OMAP hardware databases. * We respectfully ask that any modifications to this file be coordinated * with the public linux-omap@vger.kernel.org mailing list and the * authors above to ensure that the autogeneration scripts are kept * up-to-date with the file contents. */ #include <linux/kernel.h> #include <linux/init.h> #include "powerdomain.h" #include "prcm-common.h" #include "prcm44xx.h" #include "prm54xx.h" #include "prcm_mpu54xx.h" /* core_54xx_pwrdm: CORE power domain */ static struct powerdomain core_54xx_pwrdm = { .name = "core_pwrdm", .voltdm = { .name = "core" }, .prcm_offs = OMAP54XX_PRM_CORE_INST, .prcm_partition = OMAP54XX_PRM_PARTITION, .pwrsts = PWRSTS_RET_ON, .pwrsts_logic_ret = PWRSTS_RET, .banks = 5, .pwrsts_mem_ret = { [0] = PWRSTS_OFF_RET, /* core_nret_bank */ [1] = PWRSTS_OFF_RET, /* core_ocmram */ [2] = PWRSTS_OFF_RET, /* core_other_bank */ [3] = PWRSTS_OFF_RET, /* ipu_l2ram */ [4] = PWRSTS_OFF_RET, /* ipu_unicache */ }, .pwrsts_mem_on = { [0] = PWRSTS_OFF_RET, /* core_nret_bank */ [1] = PWRSTS_OFF_RET, /* core_ocmram */ [2] = PWRSTS_OFF_RET, /* core_other_bank */ [3] = PWRSTS_OFF_RET, /* ipu_l2ram */ [4] = PWRSTS_OFF_RET, /* ipu_unicache */ }, .flags = PWRDM_HAS_LOWPOWERSTATECHANGE, }; /* abe_54xx_pwrdm: Audio back end power domain */ static struct powerdomain abe_54xx_pwrdm = { .name = "abe_pwrdm", .voltdm = { .name = "core" }, .prcm_offs = OMAP54XX_PRM_ABE_INST, .prcm_partition = OMAP54XX_PRM_PARTITION, .pwrsts = PWRSTS_OFF_RET_ON, .pwrsts_logic_ret = PWRSTS_OFF, .banks = 2, .pwrsts_mem_ret = { [0] = PWRSTS_OFF_RET, /* aessmem */ [1] = PWRSTS_OFF_RET, /* periphmem */ }, .pwrsts_mem_on = { [0] = PWRSTS_OFF_RET, /* aessmem */ [1] = PWRSTS_OFF_RET, /* periphmem */ }, .flags = PWRDM_HAS_LOWPOWERSTATECHANGE, }; /* coreaon_54xx_pwrdm: Always ON logic that sits in VDD_CORE voltage domain */ static struct powerdomain coreaon_54xx_pwrdm = { .name = "coreaon_pwrdm", .voltdm = { .name = "core" }, .prcm_offs = OMAP54XX_PRM_COREAON_INST, .prcm_partition = OMAP54XX_PRM_PARTITION, .pwrsts = PWRSTS_ON, }; /* dss_54xx_pwrdm: Display subsystem power domain */ static struct powerdomain dss_54xx_pwrdm = { .name = "dss_pwrdm", .voltdm = { .name = "core" }, .prcm_offs = OMAP54XX_PRM_DSS_INST, .prcm_partition = OMAP54XX_PRM_PARTITION, .pwrsts = PWRSTS_OFF_RET_ON, .pwrsts_logic_ret = PWRSTS_OFF, .banks = 1, .pwrsts_mem_ret = { [0] = PWRSTS_OFF_RET, /* dss_mem */ }, .pwrsts_mem_on = { [0] = PWRSTS_OFF_RET, /* dss_mem */ }, .flags = PWRDM_HAS_LOWPOWERSTATECHANGE, }; /* cpu0_54xx_pwrdm: MPU0 processor and Neon coprocessor power domain */ static struct powerdomain cpu0_54xx_pwrdm = { .name = "cpu0_pwrdm", .voltdm = { .name = "mpu" }, .prcm_offs = OMAP54XX_PRCM_MPU_PRM_C0_INST, .prcm_partition = OMAP54XX_PRCM_MPU_PARTITION, .pwrsts = PWRSTS_RET_ON, .pwrsts_logic_ret = PWRSTS_RET, .banks = 1, .pwrsts_mem_ret = { [0] = PWRSTS_OFF_RET, /* cpu0_l1 */ }, .pwrsts_mem_on = { [0] = PWRSTS_ON, /* cpu0_l1 */ }, }; /* cpu1_54xx_pwrdm: MPU1 processor and Neon coprocessor power domain */ static struct powerdomain cpu1_54xx_pwrdm = { .name = "cpu1_pwrdm", .voltdm = { .name = "mpu" }, .prcm_offs = OMAP54XX_PRCM_MPU_PRM_C1_INST, .prcm_partition = OMAP54XX_PRCM_MPU_PARTITION, .pwrsts = PWRSTS_RET_ON, .pwrsts_logic_ret = PWRSTS_RET, .banks = 1, .pwrsts_mem_ret = { [0] = PWRSTS_OFF_RET, /* cpu1_l1 */ }, .pwrsts_mem_on = { [0] = PWRSTS_ON, /* cpu1_l1 */ }, }; /* emu_54xx_pwrdm: Emulation power domain */ static struct powerdomain emu_54xx_pwrdm = { .name = "emu_pwrdm", .voltdm = { .name = "wkup" }, .prcm_offs = OMAP54XX_PRM_EMU_INST, .prcm_partition = OMAP54XX_PRM_PARTITION, .pwrsts = PWRSTS_OFF_ON, .banks = 1, .pwrsts_mem_ret = { [0] = PWRSTS_OFF_RET, /* emu_bank */ }, .pwrsts_mem_on = { [0] = PWRSTS_OFF_RET, /* emu_bank */ }, }; /* mpu_54xx_pwrdm: Modena processor and the Neon coprocessor power domain */ static struct powerdomain mpu_54xx_pwrdm = { .name = "mpu_pwrdm", .voltdm = { .name = "mpu" }, .prcm_offs = OMAP54XX_PRM_MPU_INST, .prcm_partition = OMAP54XX_PRM_PARTITION, .pwrsts = PWRSTS_RET_ON, .pwrsts_logic_ret = PWRSTS_RET, .banks = 2, .pwrsts_mem_ret = { [0] = PWRSTS_OFF_RET, /* mpu_l2 */ [1] = PWRSTS_RET, /* mpu_ram */ }, .pwrsts_mem_on = { [0] = PWRSTS_OFF_RET, /* mpu_l2 */ [1] = PWRSTS_OFF_RET, /* mpu_ram */ }, }; /* custefuse_54xx_pwrdm: Customer efuse controller power domain */ static struct powerdomain custefuse_54xx_pwrdm = { .name = "custefuse_pwrdm", .voltdm = { .name = "core" }, .prcm_offs = OMAP54XX_PRM_CUSTEFUSE_INST, .prcm_partition = OMAP54XX_PRM_PARTITION, .pwrsts = PWRSTS_OFF_ON, .flags = PWRDM_HAS_LOWPOWERSTATECHANGE, }; /* dsp_54xx_pwrdm: Tesla processor power domain */ static struct powerdomain dsp_54xx_pwrdm = { .name = "dsp_pwrdm", .voltdm = { .name = "mm" }, .prcm_offs = OMAP54XX_PRM_DSP_INST, .prcm_partition = OMAP54XX_PRM_PARTITION, .pwrsts = PWRSTS_OFF_RET_ON, .pwrsts_logic_ret = PWRSTS_OFF_RET, .banks = 3, .pwrsts_mem_ret = { [0] = PWRSTS_OFF_RET, /* dsp_edma */ [1] = PWRSTS_OFF_RET, /* dsp_l1 */ [2] = PWRSTS_OFF_RET, /* dsp_l2 */ }, .pwrsts_mem_on = { [0] = PWRSTS_OFF_RET, /* dsp_edma */ [1] = PWRSTS_OFF_RET, /* dsp_l1 */ [2] = PWRSTS_OFF_RET, /* dsp_l2 */ }, .flags = PWRDM_HAS_LOWPOWERSTATECHANGE, }; /* cam_54xx_pwrdm: Camera subsystem power domain */ static struct powerdomain cam_54xx_pwrdm = { .name = "cam_pwrdm", .voltdm = { .name = "core" }, .prcm_offs = OMAP54XX_PRM_CAM_INST, .prcm_partition = OMAP54XX_PRM_PARTITION, .pwrsts = PWRSTS_OFF_ON, .banks = 1, .pwrsts_mem_ret = { [0] = PWRSTS_OFF_RET, /* cam_mem */ }, .pwrsts_mem_on = { [0] = PWRSTS_OFF_RET, /* cam_mem */ }, .flags = PWRDM_HAS_LOWPOWERSTATECHANGE, }; /* l3init_54xx_pwrdm: L3 initators pheripherals power domain */ static struct powerdomain l3init_54xx_pwrdm = { .name = "l3init_pwrdm", .voltdm = { .name = "core" }, .prcm_offs = OMAP54XX_PRM_L3INIT_INST, .prcm_partition = OMAP54XX_PRM_PARTITION, .pwrsts = PWRSTS_RET_ON, .pwrsts_logic_ret = PWRSTS_OFF_RET, .banks = 2, .pwrsts_mem_ret = { [0] = PWRSTS_OFF_RET, /* l3init_bank1 */ [1] = PWRSTS_OFF_RET, /* l3init_bank2 */ }, .pwrsts_mem_on = { [0] = PWRSTS_OFF_RET, /* l3init_bank1 */ [1] = PWRSTS_OFF_RET, /* l3init_bank2 */ }, .flags = PWRDM_HAS_LOWPOWERSTATECHANGE, }; /* gpu_54xx_pwrdm: 3D accelerator power domain */ static struct powerdomain gpu_54xx_pwrdm = { .name = "gpu_pwrdm", .voltdm = { .name = "mm" }, .prcm_offs = OMAP54XX_PRM_GPU_INST, .prcm_partition = OMAP54XX_PRM_PARTITION, .pwrsts = PWRSTS_OFF_ON, .banks = 1, .pwrsts_mem_ret = { [0] = PWRSTS_OFF_RET, /* gpu_mem */ }, .pwrsts_mem_on = { [0] = PWRSTS_OFF_RET, /* gpu_mem */ }, .flags = PWRDM_HAS_LOWPOWERSTATECHANGE, }; /* wkupaon_54xx_pwrdm: Wake-up power domain */ static struct powerdomain wkupaon_54xx_pwrdm = { .name = "wkupaon_pwrdm", .voltdm = { .name = "wkup" }, .prcm_offs = OMAP54XX_PRM_WKUPAON_INST, .prcm_partition = OMAP54XX_PRM_PARTITION, .pwrsts = PWRSTS_ON, .banks = 1, .pwrsts_mem_ret = { }, .pwrsts_mem_on = { [0] = PWRSTS_ON, /* wkup_bank */ }, }; /* iva_54xx_pwrdm: IVA-HD power domain */ static struct powerdomain iva_54xx_pwrdm = { .name = "iva_pwrdm", .voltdm = { .name = "mm" }, .prcm_offs = OMAP54XX_PRM_IVA_INST, .prcm_partition = OMAP54XX_PRM_PARTITION, .pwrsts = PWRSTS_OFF_RET_ON, .pwrsts_logic_ret = PWRSTS_OFF, .banks = 4, .pwrsts_mem_ret = { [0] = PWRSTS_OFF_RET, /* hwa_mem */ [1] = PWRSTS_OFF_RET, /* sl2_mem */ [2] = PWRSTS_OFF_RET, /* tcm1_mem */ [3] = PWRSTS_OFF_RET, /* tcm2_mem */ }, .pwrsts_mem_on = { [0] = PWRSTS_OFF_RET, /* hwa_mem */ [1] = PWRSTS_OFF_RET, /* sl2_mem */ [2] = PWRSTS_OFF_RET, /* tcm1_mem */ [3] = PWRSTS_OFF_RET, /* tcm2_mem */ }, .flags = PWRDM_HAS_LOWPOWERSTATECHANGE, }; /* * The following power domains are not under SW control * * mpuaon * mmaon */ /* As powerdomains are added or removed above, this list must also be changed */ static struct powerdomain *powerdomains_omap54xx[] __initdata = { &core_54xx_pwrdm, &abe_54xx_pwrdm, &coreaon_54xx_pwrdm, &dss_54xx_pwrdm, &cpu0_54xx_pwrdm, &cpu1_54xx_pwrdm, &emu_54xx_pwrdm, &mpu_54xx_pwrdm, &custefuse_54xx_pwrdm, &dsp_54xx_pwrdm, &cam_54xx_pwrdm, &l3init_54xx_pwrdm, &gpu_54xx_pwrdm, &wkupaon_54xx_pwrdm, &iva_54xx_pwrdm, NULL }; void __init omap54xx_powerdomains_init(void) { pwrdm_register_platform_funcs(&omap4_pwrdm_operations); pwrdm_register_pwrdms(powerdomains_omap54xx); pwrdm_complete_init(); } |