Linux Audio

Check our new training course

Linux BSP development engineering services

Need help to port Linux and bootloaders to your hardware?
Loading...
v6.9.4
   1// SPDX-License-Identifier: GPL-2.0-or-later
   2/*
   3 * ASIX AX88179/178A USB 3.0/2.0 to Gigabit Ethernet Devices
   4 *
   5 * Copyright (C) 2011-2013 ASIX
   6 */
   7
   8#include <linux/module.h>
   9#include <linux/etherdevice.h>
  10#include <linux/mii.h>
  11#include <linux/usb.h>
  12#include <linux/crc32.h>
  13#include <linux/usb/usbnet.h>
  14#include <uapi/linux/mdio.h>
  15#include <linux/mdio.h>
  16
  17#define AX88179_PHY_ID				0x03
  18#define AX_EEPROM_LEN				0x100
  19#define AX88179_EEPROM_MAGIC			0x17900b95
  20#define AX_MCAST_FLTSIZE			8
  21#define AX_MAX_MCAST				64
  22#define AX_INT_PPLS_LINK			((u32)BIT(16))
  23#define AX_RXHDR_L4_TYPE_MASK			0x1c
  24#define AX_RXHDR_L4_TYPE_UDP			4
  25#define AX_RXHDR_L4_TYPE_TCP			16
  26#define AX_RXHDR_L3CSUM_ERR			2
  27#define AX_RXHDR_L4CSUM_ERR			1
  28#define AX_RXHDR_CRC_ERR			((u32)BIT(29))
  29#define AX_RXHDR_DROP_ERR			((u32)BIT(31))
  30#define AX_ACCESS_MAC				0x01
  31#define AX_ACCESS_PHY				0x02
  32#define AX_ACCESS_EEPROM			0x04
  33#define AX_ACCESS_EFUS				0x05
  34#define AX_RELOAD_EEPROM_EFUSE			0x06
  35#define AX_PAUSE_WATERLVL_HIGH			0x54
  36#define AX_PAUSE_WATERLVL_LOW			0x55
  37
  38#define PHYSICAL_LINK_STATUS			0x02
  39	#define	AX_USB_SS		0x04
  40	#define	AX_USB_HS		0x02
  41
  42#define GENERAL_STATUS				0x03
  43/* Check AX88179 version. UA1:Bit2 = 0,  UA2:Bit2 = 1 */
  44	#define	AX_SECLD		0x04
  45
  46#define AX_SROM_ADDR				0x07
  47#define AX_SROM_CMD				0x0a
  48	#define EEP_RD			0x04
  49	#define EEP_BUSY		0x10
  50
  51#define AX_SROM_DATA_LOW			0x08
  52#define AX_SROM_DATA_HIGH			0x09
  53
  54#define AX_RX_CTL				0x0b
  55	#define AX_RX_CTL_DROPCRCERR	0x0100
  56	#define AX_RX_CTL_IPE		0x0200
  57	#define AX_RX_CTL_START		0x0080
  58	#define AX_RX_CTL_AP		0x0020
  59	#define AX_RX_CTL_AM		0x0010
  60	#define AX_RX_CTL_AB		0x0008
  61	#define AX_RX_CTL_AMALL		0x0002
  62	#define AX_RX_CTL_PRO		0x0001
  63	#define AX_RX_CTL_STOP		0x0000
  64
  65#define AX_NODE_ID				0x10
  66#define AX_MULFLTARY				0x16
  67
  68#define AX_MEDIUM_STATUS_MODE			0x22
  69	#define AX_MEDIUM_GIGAMODE	0x01
  70	#define AX_MEDIUM_FULL_DUPLEX	0x02
  71	#define AX_MEDIUM_EN_125MHZ	0x08
  72	#define AX_MEDIUM_RXFLOW_CTRLEN	0x10
  73	#define AX_MEDIUM_TXFLOW_CTRLEN	0x20
  74	#define AX_MEDIUM_RECEIVE_EN	0x100
  75	#define AX_MEDIUM_PS		0x200
  76	#define AX_MEDIUM_JUMBO_EN	0x8040
  77
  78#define AX_MONITOR_MOD				0x24
  79	#define AX_MONITOR_MODE_RWLC	0x02
  80	#define AX_MONITOR_MODE_RWMP	0x04
  81	#define AX_MONITOR_MODE_PMEPOL	0x20
  82	#define AX_MONITOR_MODE_PMETYPE	0x40
  83
  84#define AX_GPIO_CTRL				0x25
  85	#define AX_GPIO_CTRL_GPIO3EN	0x80
  86	#define AX_GPIO_CTRL_GPIO2EN	0x40
  87	#define AX_GPIO_CTRL_GPIO1EN	0x20
  88
  89#define AX_PHYPWR_RSTCTL			0x26
  90	#define AX_PHYPWR_RSTCTL_BZ	0x0010
  91	#define AX_PHYPWR_RSTCTL_IPRL	0x0020
  92	#define AX_PHYPWR_RSTCTL_AT	0x1000
  93
  94#define AX_RX_BULKIN_QCTRL			0x2e
  95#define AX_CLK_SELECT				0x33
  96	#define AX_CLK_SELECT_BCS	0x01
  97	#define AX_CLK_SELECT_ACS	0x02
  98	#define AX_CLK_SELECT_ULR	0x08
  99
 100#define AX_RXCOE_CTL				0x34
 101	#define AX_RXCOE_IP		0x01
 102	#define AX_RXCOE_TCP		0x02
 103	#define AX_RXCOE_UDP		0x04
 104	#define AX_RXCOE_TCPV6		0x20
 105	#define AX_RXCOE_UDPV6		0x40
 106
 107#define AX_TXCOE_CTL				0x35
 108	#define AX_TXCOE_IP		0x01
 109	#define AX_TXCOE_TCP		0x02
 110	#define AX_TXCOE_UDP		0x04
 111	#define AX_TXCOE_TCPV6		0x20
 112	#define AX_TXCOE_UDPV6		0x40
 113
 114#define AX_LEDCTRL				0x73
 115
 116#define GMII_PHY_PHYSR				0x11
 117	#define GMII_PHY_PHYSR_SMASK	0xc000
 118	#define GMII_PHY_PHYSR_GIGA	0x8000
 119	#define GMII_PHY_PHYSR_100	0x4000
 120	#define GMII_PHY_PHYSR_FULL	0x2000
 121	#define GMII_PHY_PHYSR_LINK	0x400
 122
 123#define GMII_LED_ACT				0x1a
 124	#define	GMII_LED_ACTIVE_MASK	0xff8f
 125	#define	GMII_LED0_ACTIVE	BIT(4)
 126	#define	GMII_LED1_ACTIVE	BIT(5)
 127	#define	GMII_LED2_ACTIVE	BIT(6)
 128
 129#define GMII_LED_LINK				0x1c
 130	#define	GMII_LED_LINK_MASK	0xf888
 131	#define	GMII_LED0_LINK_10	BIT(0)
 132	#define	GMII_LED0_LINK_100	BIT(1)
 133	#define	GMII_LED0_LINK_1000	BIT(2)
 134	#define	GMII_LED1_LINK_10	BIT(4)
 135	#define	GMII_LED1_LINK_100	BIT(5)
 136	#define	GMII_LED1_LINK_1000	BIT(6)
 137	#define	GMII_LED2_LINK_10	BIT(8)
 138	#define	GMII_LED2_LINK_100	BIT(9)
 139	#define	GMII_LED2_LINK_1000	BIT(10)
 140	#define	LED0_ACTIVE		BIT(0)
 141	#define	LED0_LINK_10		BIT(1)
 142	#define	LED0_LINK_100		BIT(2)
 143	#define	LED0_LINK_1000		BIT(3)
 144	#define	LED0_FD			BIT(4)
 145	#define	LED0_USB3_MASK		0x001f
 146	#define	LED1_ACTIVE		BIT(5)
 147	#define	LED1_LINK_10		BIT(6)
 148	#define	LED1_LINK_100		BIT(7)
 149	#define	LED1_LINK_1000		BIT(8)
 150	#define	LED1_FD			BIT(9)
 151	#define	LED1_USB3_MASK		0x03e0
 152	#define	LED2_ACTIVE		BIT(10)
 153	#define	LED2_LINK_1000		BIT(13)
 154	#define	LED2_LINK_100		BIT(12)
 155	#define	LED2_LINK_10		BIT(11)
 156	#define	LED2_FD			BIT(14)
 157	#define	LED_VALID		BIT(15)
 158	#define	LED2_USB3_MASK		0x7c00
 159
 160#define GMII_PHYPAGE				0x1e
 161#define GMII_PHY_PAGE_SELECT			0x1f
 162	#define GMII_PHY_PGSEL_EXT	0x0007
 163	#define GMII_PHY_PGSEL_PAGE0	0x0000
 164	#define GMII_PHY_PGSEL_PAGE3	0x0003
 165	#define GMII_PHY_PGSEL_PAGE5	0x0005
 166
 167static int ax88179_reset(struct usbnet *dev);
 168
 169struct ax88179_data {
 170	u8  eee_enabled;
 171	u8  eee_active;
 172	u16 rxctl;
 173	u8 in_pm;
 174	u32 wol_supported;
 175	u32 wolopts;
 176	u8 disconnecting;
 177	u8 initialized;
 178};
 179
 180struct ax88179_int_data {
 181	__le32 intdata1;
 182	__le32 intdata2;
 183};
 184
 185static const struct {
 186	unsigned char ctrl, timer_l, timer_h, size, ifg;
 187} AX88179_BULKIN_SIZE[] =	{
 188	{7, 0x4f, 0,	0x12, 0xff},
 189	{7, 0x20, 3,	0x16, 0xff},
 190	{7, 0xae, 7,	0x18, 0xff},
 191	{7, 0xcc, 0x4c, 0x18, 8},
 192};
 193
 194static void ax88179_set_pm_mode(struct usbnet *dev, bool pm_mode)
 195{
 196	struct ax88179_data *ax179_data = dev->driver_priv;
 197
 198	ax179_data->in_pm = pm_mode;
 199}
 200
 201static int ax88179_in_pm(struct usbnet *dev)
 202{
 203	struct ax88179_data *ax179_data = dev->driver_priv;
 204
 205	return ax179_data->in_pm;
 206}
 207
 208static int __ax88179_read_cmd(struct usbnet *dev, u8 cmd, u16 value, u16 index,
 209			      u16 size, void *data)
 210{
 211	int ret;
 212	int (*fn)(struct usbnet *, u8, u8, u16, u16, void *, u16);
 213	struct ax88179_data *ax179_data = dev->driver_priv;
 214
 215	BUG_ON(!dev);
 216
 217	if (!ax88179_in_pm(dev))
 218		fn = usbnet_read_cmd;
 219	else
 220		fn = usbnet_read_cmd_nopm;
 221
 222	ret = fn(dev, cmd, USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
 223		 value, index, data, size);
 224
 225	if (unlikely((ret < 0) && !(ret == -ENODEV && ax179_data->disconnecting)))
 226		netdev_warn(dev->net, "Failed to read reg index 0x%04x: %d\n",
 227			    index, ret);
 228
 229	return ret;
 230}
 231
 232static int __ax88179_write_cmd(struct usbnet *dev, u8 cmd, u16 value, u16 index,
 233			       u16 size, const void *data)
 234{
 235	int ret;
 236	int (*fn)(struct usbnet *, u8, u8, u16, u16, const void *, u16);
 237	struct ax88179_data *ax179_data = dev->driver_priv;
 238
 239	BUG_ON(!dev);
 240
 241	if (!ax88179_in_pm(dev))
 242		fn = usbnet_write_cmd;
 243	else
 244		fn = usbnet_write_cmd_nopm;
 245
 246	ret = fn(dev, cmd, USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
 247		 value, index, data, size);
 248
 249	if (unlikely((ret < 0) && !(ret == -ENODEV && ax179_data->disconnecting)))
 250		netdev_warn(dev->net, "Failed to write reg index 0x%04x: %d\n",
 251			    index, ret);
 252
 253	return ret;
 254}
 255
 256static void ax88179_write_cmd_async(struct usbnet *dev, u8 cmd, u16 value,
 257				    u16 index, u16 size, void *data)
 258{
 259	u16 buf;
 260
 261	if (2 == size) {
 262		buf = *((u16 *)data);
 263		cpu_to_le16s(&buf);
 264		usbnet_write_cmd_async(dev, cmd, USB_DIR_OUT | USB_TYPE_VENDOR |
 265				       USB_RECIP_DEVICE, value, index, &buf,
 266				       size);
 267	} else {
 268		usbnet_write_cmd_async(dev, cmd, USB_DIR_OUT | USB_TYPE_VENDOR |
 269				       USB_RECIP_DEVICE, value, index, data,
 270				       size);
 271	}
 272}
 273
 274static int ax88179_read_cmd(struct usbnet *dev, u8 cmd, u16 value, u16 index,
 275			    u16 size, void *data)
 276{
 277	int ret;
 278
 279	if (2 == size) {
 280		u16 buf = 0;
 281		ret = __ax88179_read_cmd(dev, cmd, value, index, size, &buf);
 282		le16_to_cpus(&buf);
 283		*((u16 *)data) = buf;
 284	} else if (4 == size) {
 285		u32 buf = 0;
 286		ret = __ax88179_read_cmd(dev, cmd, value, index, size, &buf);
 287		le32_to_cpus(&buf);
 288		*((u32 *)data) = buf;
 289	} else {
 290		ret = __ax88179_read_cmd(dev, cmd, value, index, size, data);
 291	}
 292
 293	return ret;
 294}
 295
 296static int ax88179_write_cmd(struct usbnet *dev, u8 cmd, u16 value, u16 index,
 297			     u16 size, const void *data)
 298{
 299	int ret;
 300
 301	if (2 == size) {
 302		u16 buf;
 303		buf = *((u16 *)data);
 304		cpu_to_le16s(&buf);
 305		ret = __ax88179_write_cmd(dev, cmd, value, index,
 306					  size, &buf);
 307	} else {
 308		ret = __ax88179_write_cmd(dev, cmd, value, index,
 309					  size, data);
 310	}
 311
 312	return ret;
 313}
 314
 315static void ax88179_status(struct usbnet *dev, struct urb *urb)
 316{
 317	struct ax88179_int_data *event;
 318	u32 link;
 319
 320	if (urb->actual_length < 8)
 321		return;
 322
 323	event = urb->transfer_buffer;
 324	le32_to_cpus((void *)&event->intdata1);
 325
 326	link = (((__force u32)event->intdata1) & AX_INT_PPLS_LINK) >> 16;
 327
 328	if (netif_carrier_ok(dev->net) != link) {
 329		usbnet_link_change(dev, link, 1);
 330		netdev_info(dev->net, "ax88179 - Link status is: %d\n", link);
 331	}
 332}
 333
 334static int ax88179_mdio_read(struct net_device *netdev, int phy_id, int loc)
 335{
 336	struct usbnet *dev = netdev_priv(netdev);
 337	u16 res;
 338
 339	ax88179_read_cmd(dev, AX_ACCESS_PHY, phy_id, (__u16)loc, 2, &res);
 340	return res;
 341}
 342
 343static void ax88179_mdio_write(struct net_device *netdev, int phy_id, int loc,
 344			       int val)
 345{
 346	struct usbnet *dev = netdev_priv(netdev);
 347	u16 res = (u16) val;
 348
 349	ax88179_write_cmd(dev, AX_ACCESS_PHY, phy_id, (__u16)loc, 2, &res);
 350}
 351
 352static inline int ax88179_phy_mmd_indirect(struct usbnet *dev, u16 prtad,
 353					   u16 devad)
 354{
 355	u16 tmp16;
 356	int ret;
 357
 358	tmp16 = devad;
 359	ret = ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 360				MII_MMD_CTRL, 2, &tmp16);
 361
 362	tmp16 = prtad;
 363	ret = ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 364				MII_MMD_DATA, 2, &tmp16);
 365
 366	tmp16 = devad | MII_MMD_CTRL_NOINCR;
 367	ret = ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 368				MII_MMD_CTRL, 2, &tmp16);
 369
 370	return ret;
 371}
 372
 373static int
 374ax88179_phy_read_mmd_indirect(struct usbnet *dev, u16 prtad, u16 devad)
 375{
 376	int ret;
 377	u16 tmp16;
 378
 379	ax88179_phy_mmd_indirect(dev, prtad, devad);
 380
 381	ret = ax88179_read_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 382			       MII_MMD_DATA, 2, &tmp16);
 383	if (ret < 0)
 384		return ret;
 385
 386	return tmp16;
 387}
 388
 389static int
 390ax88179_phy_write_mmd_indirect(struct usbnet *dev, u16 prtad, u16 devad,
 391			       u16 data)
 392{
 393	int ret;
 394
 395	ax88179_phy_mmd_indirect(dev, prtad, devad);
 396
 397	ret = ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 398				MII_MMD_DATA, 2, &data);
 399
 400	if (ret < 0)
 401		return ret;
 402
 403	return 0;
 404}
 405
 406static int ax88179_suspend(struct usb_interface *intf, pm_message_t message)
 407{
 408	struct usbnet *dev = usb_get_intfdata(intf);
 409	struct ax88179_data *priv = dev->driver_priv;
 410	u16 tmp16;
 411	u8 tmp8;
 412
 413	ax88179_set_pm_mode(dev, true);
 414
 415	usbnet_suspend(intf, message);
 416
 417	/* Enable WoL */
 418	if (priv->wolopts) {
 419		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MONITOR_MOD,
 420				 1, 1, &tmp8);
 421		if (priv->wolopts & WAKE_PHY)
 422			tmp8 |= AX_MONITOR_MODE_RWLC;
 423		if (priv->wolopts & WAKE_MAGIC)
 424			tmp8 |= AX_MONITOR_MODE_RWMP;
 425
 426		ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MONITOR_MOD,
 427				  1, 1, &tmp8);
 428	}
 429
 430	/* Disable RX path */
 431	ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
 432			 2, 2, &tmp16);
 433	tmp16 &= ~AX_MEDIUM_RECEIVE_EN;
 434	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
 435			  2, 2, &tmp16);
 436
 437	/* Force bulk-in zero length */
 438	ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL,
 439			 2, 2, &tmp16);
 440
 441	tmp16 |= AX_PHYPWR_RSTCTL_BZ | AX_PHYPWR_RSTCTL_IPRL;
 442	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL,
 443			  2, 2, &tmp16);
 444
 445	/* change clock */
 446	tmp8 = 0;
 447	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp8);
 448
 449	/* Configure RX control register => stop operation */
 450	tmp16 = AX_RX_CTL_STOP;
 451	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, &tmp16);
 452
 453	ax88179_set_pm_mode(dev, false);
 454
 455	return 0;
 456}
 457
 458/* This function is used to enable the autodetach function. */
 459/* This function is determined by offset 0x43 of EEPROM */
 460static int ax88179_auto_detach(struct usbnet *dev)
 461{
 462	u16 tmp16;
 463	u8 tmp8;
 464
 465	if (ax88179_read_cmd(dev, AX_ACCESS_EEPROM, 0x43, 1, 2, &tmp16) < 0)
 466		return 0;
 467
 468	if ((tmp16 == 0xFFFF) || (!(tmp16 & 0x0100)))
 469		return 0;
 470
 471	/* Enable Auto Detach bit */
 472	tmp8 = 0;
 473	ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp8);
 474	tmp8 |= AX_CLK_SELECT_ULR;
 475	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp8);
 476
 477	ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, &tmp16);
 478	tmp16 |= AX_PHYPWR_RSTCTL_AT;
 479	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, &tmp16);
 480
 481	return 0;
 482}
 483
 484static int ax88179_resume(struct usb_interface *intf)
 485{
 486	struct usbnet *dev = usb_get_intfdata(intf);
 487
 488	ax88179_set_pm_mode(dev, true);
 489
 490	usbnet_link_change(dev, 0, 0);
 491
 492	ax88179_reset(dev);
 493
 494	ax88179_set_pm_mode(dev, false);
 495
 496	return usbnet_resume(intf);
 497}
 498
 499static void ax88179_disconnect(struct usb_interface *intf)
 500{
 501	struct usbnet *dev = usb_get_intfdata(intf);
 502	struct ax88179_data *ax179_data;
 503
 504	if (!dev)
 505		return;
 506
 507	ax179_data = dev->driver_priv;
 508	ax179_data->disconnecting = 1;
 509
 510	usbnet_disconnect(intf);
 511}
 512
 513static void
 514ax88179_get_wol(struct net_device *net, struct ethtool_wolinfo *wolinfo)
 515{
 516	struct usbnet *dev = netdev_priv(net);
 517	struct ax88179_data *priv = dev->driver_priv;
 518
 519	wolinfo->supported = priv->wol_supported;
 520	wolinfo->wolopts = priv->wolopts;
 521}
 522
 523static int
 524ax88179_set_wol(struct net_device *net, struct ethtool_wolinfo *wolinfo)
 525{
 526	struct usbnet *dev = netdev_priv(net);
 527	struct ax88179_data *priv = dev->driver_priv;
 528
 529	if (wolinfo->wolopts & ~(priv->wol_supported))
 530		return -EINVAL;
 531
 532	priv->wolopts = wolinfo->wolopts;
 533
 534	return 0;
 535}
 536
 537static int ax88179_get_eeprom_len(struct net_device *net)
 538{
 539	return AX_EEPROM_LEN;
 540}
 541
 542static int
 543ax88179_get_eeprom(struct net_device *net, struct ethtool_eeprom *eeprom,
 544		   u8 *data)
 545{
 546	struct usbnet *dev = netdev_priv(net);
 547	u16 *eeprom_buff;
 548	int first_word, last_word;
 549	int i, ret;
 550
 551	if (eeprom->len == 0)
 552		return -EINVAL;
 553
 554	eeprom->magic = AX88179_EEPROM_MAGIC;
 555
 556	first_word = eeprom->offset >> 1;
 557	last_word = (eeprom->offset + eeprom->len - 1) >> 1;
 558	eeprom_buff = kmalloc_array(last_word - first_word + 1, sizeof(u16),
 559				    GFP_KERNEL);
 560	if (!eeprom_buff)
 561		return -ENOMEM;
 562
 563	/* ax88179/178A returns 2 bytes from eeprom on read */
 564	for (i = first_word; i <= last_word; i++) {
 565		ret = __ax88179_read_cmd(dev, AX_ACCESS_EEPROM, i, 1, 2,
 566					 &eeprom_buff[i - first_word]);
 567		if (ret < 0) {
 568			kfree(eeprom_buff);
 569			return -EIO;
 570		}
 571	}
 572
 573	memcpy(data, (u8 *)eeprom_buff + (eeprom->offset & 1), eeprom->len);
 574	kfree(eeprom_buff);
 575	return 0;
 576}
 577
 578static int
 579ax88179_set_eeprom(struct net_device *net, struct ethtool_eeprom *eeprom,
 580		   u8 *data)
 581{
 582	struct usbnet *dev = netdev_priv(net);
 583	u16 *eeprom_buff;
 584	int first_word;
 585	int last_word;
 586	int ret;
 587	int i;
 588
 589	netdev_dbg(net, "write EEPROM len %d, offset %d, magic 0x%x\n",
 590		   eeprom->len, eeprom->offset, eeprom->magic);
 591
 592	if (eeprom->len == 0)
 593		return -EINVAL;
 594
 595	if (eeprom->magic != AX88179_EEPROM_MAGIC)
 596		return -EINVAL;
 597
 598	first_word = eeprom->offset >> 1;
 599	last_word = (eeprom->offset + eeprom->len - 1) >> 1;
 600
 601	eeprom_buff = kmalloc_array(last_word - first_word + 1, sizeof(u16),
 602				    GFP_KERNEL);
 603	if (!eeprom_buff)
 604		return -ENOMEM;
 605
 606	/* align data to 16 bit boundaries, read the missing data from
 607	   the EEPROM */
 608	if (eeprom->offset & 1) {
 609		ret = ax88179_read_cmd(dev, AX_ACCESS_EEPROM, first_word, 1, 2,
 610				       &eeprom_buff[0]);
 611		if (ret < 0) {
 612			netdev_err(net, "Failed to read EEPROM at offset 0x%02x.\n", first_word);
 613			goto free;
 614		}
 615	}
 616
 617	if ((eeprom->offset + eeprom->len) & 1) {
 618		ret = ax88179_read_cmd(dev, AX_ACCESS_EEPROM, last_word, 1, 2,
 619				       &eeprom_buff[last_word - first_word]);
 620		if (ret < 0) {
 621			netdev_err(net, "Failed to read EEPROM at offset 0x%02x.\n", last_word);
 622			goto free;
 623		}
 624	}
 625
 626	memcpy((u8 *)eeprom_buff + (eeprom->offset & 1), data, eeprom->len);
 627
 628	for (i = first_word; i <= last_word; i++) {
 629		netdev_dbg(net, "write to EEPROM at offset 0x%02x, data 0x%04x\n",
 630			   i, eeprom_buff[i - first_word]);
 631		ret = ax88179_write_cmd(dev, AX_ACCESS_EEPROM, i, 1, 2,
 632					&eeprom_buff[i - first_word]);
 633		if (ret < 0) {
 634			netdev_err(net, "Failed to write EEPROM at offset 0x%02x.\n", i);
 635			goto free;
 636		}
 637		msleep(20);
 638	}
 639
 640	/* reload EEPROM data */
 641	ret = ax88179_write_cmd(dev, AX_RELOAD_EEPROM_EFUSE, 0x0000, 0, 0, NULL);
 642	if (ret < 0) {
 643		netdev_err(net, "Failed to reload EEPROM data\n");
 644		goto free;
 645	}
 646
 647	ret = 0;
 648free:
 649	kfree(eeprom_buff);
 650	return ret;
 651}
 652
 653static int ax88179_get_link_ksettings(struct net_device *net,
 654				      struct ethtool_link_ksettings *cmd)
 655{
 656	struct usbnet *dev = netdev_priv(net);
 657
 658	mii_ethtool_get_link_ksettings(&dev->mii, cmd);
 659
 660	return 0;
 661}
 662
 663static int ax88179_set_link_ksettings(struct net_device *net,
 664				      const struct ethtool_link_ksettings *cmd)
 665{
 666	struct usbnet *dev = netdev_priv(net);
 667	return mii_ethtool_set_link_ksettings(&dev->mii, cmd);
 668}
 669
 670static int
 671ax88179_ethtool_get_eee(struct usbnet *dev, struct ethtool_keee *data)
 672{
 673	int val;
 674
 675	/* Get Supported EEE */
 676	val = ax88179_phy_read_mmd_indirect(dev, MDIO_PCS_EEE_ABLE,
 677					    MDIO_MMD_PCS);
 678	if (val < 0)
 679		return val;
 680	mii_eee_cap1_mod_linkmode_t(data->supported, val);
 681
 682	/* Get advertisement EEE */
 683	val = ax88179_phy_read_mmd_indirect(dev, MDIO_AN_EEE_ADV,
 684					    MDIO_MMD_AN);
 685	if (val < 0)
 686		return val;
 687	mii_eee_cap1_mod_linkmode_t(data->advertised, val);
 688
 689	/* Get LP advertisement EEE */
 690	val = ax88179_phy_read_mmd_indirect(dev, MDIO_AN_EEE_LPABLE,
 691					    MDIO_MMD_AN);
 692	if (val < 0)
 693		return val;
 694	mii_eee_cap1_mod_linkmode_t(data->lp_advertised, val);
 695
 696	return 0;
 697}
 698
 699static int
 700ax88179_ethtool_set_eee(struct usbnet *dev, struct ethtool_keee *data)
 701{
 702	u16 tmp16 = linkmode_to_mii_eee_cap1_t(data->advertised);
 703
 704	return ax88179_phy_write_mmd_indirect(dev, MDIO_AN_EEE_ADV,
 705					      MDIO_MMD_AN, tmp16);
 706}
 707
 708static int ax88179_chk_eee(struct usbnet *dev)
 709{
 710	struct ethtool_cmd ecmd = { .cmd = ETHTOOL_GSET };
 711	struct ax88179_data *priv = dev->driver_priv;
 712
 713	mii_ethtool_gset(&dev->mii, &ecmd);
 714
 715	if (ecmd.duplex & DUPLEX_FULL) {
 716		int eee_lp, eee_cap, eee_adv;
 717		u32 lp, cap, adv, supported = 0;
 718
 719		eee_cap = ax88179_phy_read_mmd_indirect(dev,
 720							MDIO_PCS_EEE_ABLE,
 721							MDIO_MMD_PCS);
 722		if (eee_cap < 0) {
 723			priv->eee_active = 0;
 724			return false;
 725		}
 726
 727		cap = mmd_eee_cap_to_ethtool_sup_t(eee_cap);
 728		if (!cap) {
 729			priv->eee_active = 0;
 730			return false;
 731		}
 732
 733		eee_lp = ax88179_phy_read_mmd_indirect(dev,
 734						       MDIO_AN_EEE_LPABLE,
 735						       MDIO_MMD_AN);
 736		if (eee_lp < 0) {
 737			priv->eee_active = 0;
 738			return false;
 739		}
 740
 741		eee_adv = ax88179_phy_read_mmd_indirect(dev,
 742							MDIO_AN_EEE_ADV,
 743							MDIO_MMD_AN);
 744
 745		if (eee_adv < 0) {
 746			priv->eee_active = 0;
 747			return false;
 748		}
 749
 750		adv = mmd_eee_adv_to_ethtool_adv_t(eee_adv);
 751		lp = mmd_eee_adv_to_ethtool_adv_t(eee_lp);
 752		supported = (ecmd.speed == SPEED_1000) ?
 753			     SUPPORTED_1000baseT_Full :
 754			     SUPPORTED_100baseT_Full;
 755
 756		if (!(lp & adv & supported)) {
 757			priv->eee_active = 0;
 758			return false;
 759		}
 760
 761		priv->eee_active = 1;
 762		return true;
 763	}
 764
 765	priv->eee_active = 0;
 766	return false;
 767}
 768
 769static void ax88179_disable_eee(struct usbnet *dev)
 770{
 771	u16 tmp16;
 772
 773	tmp16 = GMII_PHY_PGSEL_PAGE3;
 774	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 775			  GMII_PHY_PAGE_SELECT, 2, &tmp16);
 776
 777	tmp16 = 0x3246;
 778	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 779			  MII_PHYADDR, 2, &tmp16);
 780
 781	tmp16 = GMII_PHY_PGSEL_PAGE0;
 782	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 783			  GMII_PHY_PAGE_SELECT, 2, &tmp16);
 784}
 785
 786static void ax88179_enable_eee(struct usbnet *dev)
 787{
 788	u16 tmp16;
 789
 790	tmp16 = GMII_PHY_PGSEL_PAGE3;
 791	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 792			  GMII_PHY_PAGE_SELECT, 2, &tmp16);
 793
 794	tmp16 = 0x3247;
 795	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 796			  MII_PHYADDR, 2, &tmp16);
 797
 798	tmp16 = GMII_PHY_PGSEL_PAGE5;
 799	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 800			  GMII_PHY_PAGE_SELECT, 2, &tmp16);
 801
 802	tmp16 = 0x0680;
 803	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 804			  MII_BMSR, 2, &tmp16);
 805
 806	tmp16 = GMII_PHY_PGSEL_PAGE0;
 807	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 808			  GMII_PHY_PAGE_SELECT, 2, &tmp16);
 809}
 810
 811static int ax88179_get_eee(struct net_device *net, struct ethtool_keee *edata)
 812{
 813	struct usbnet *dev = netdev_priv(net);
 814	struct ax88179_data *priv = dev->driver_priv;
 815
 816	edata->eee_enabled = priv->eee_enabled;
 817	edata->eee_active = priv->eee_active;
 818
 819	return ax88179_ethtool_get_eee(dev, edata);
 820}
 821
 822static int ax88179_set_eee(struct net_device *net, struct ethtool_keee *edata)
 823{
 824	struct usbnet *dev = netdev_priv(net);
 825	struct ax88179_data *priv = dev->driver_priv;
 826	int ret;
 827
 828	priv->eee_enabled = edata->eee_enabled;
 829	if (!priv->eee_enabled) {
 830		ax88179_disable_eee(dev);
 831	} else {
 832		priv->eee_enabled = ax88179_chk_eee(dev);
 833		if (!priv->eee_enabled)
 834			return -EOPNOTSUPP;
 835
 836		ax88179_enable_eee(dev);
 837	}
 838
 839	ret = ax88179_ethtool_set_eee(dev, edata);
 840	if (ret)
 841		return ret;
 842
 843	mii_nway_restart(&dev->mii);
 844
 845	usbnet_link_change(dev, 0, 0);
 846
 847	return ret;
 848}
 849
 850static int ax88179_ioctl(struct net_device *net, struct ifreq *rq, int cmd)
 851{
 852	struct usbnet *dev = netdev_priv(net);
 853	return generic_mii_ioctl(&dev->mii, if_mii(rq), cmd, NULL);
 854}
 855
 856static const struct ethtool_ops ax88179_ethtool_ops = {
 857	.get_link		= ethtool_op_get_link,
 858	.get_msglevel		= usbnet_get_msglevel,
 859	.set_msglevel		= usbnet_set_msglevel,
 860	.get_wol		= ax88179_get_wol,
 861	.set_wol		= ax88179_set_wol,
 862	.get_eeprom_len		= ax88179_get_eeprom_len,
 863	.get_eeprom		= ax88179_get_eeprom,
 864	.set_eeprom		= ax88179_set_eeprom,
 865	.get_eee		= ax88179_get_eee,
 866	.set_eee		= ax88179_set_eee,
 867	.nway_reset		= usbnet_nway_reset,
 868	.get_link_ksettings	= ax88179_get_link_ksettings,
 869	.set_link_ksettings	= ax88179_set_link_ksettings,
 870	.get_ts_info		= ethtool_op_get_ts_info,
 871};
 872
 873static void ax88179_set_multicast(struct net_device *net)
 874{
 875	struct usbnet *dev = netdev_priv(net);
 876	struct ax88179_data *data = dev->driver_priv;
 877	u8 *m_filter = ((u8 *)dev->data);
 878
 879	data->rxctl = (AX_RX_CTL_START | AX_RX_CTL_AB | AX_RX_CTL_IPE);
 880
 881	if (net->flags & IFF_PROMISC) {
 882		data->rxctl |= AX_RX_CTL_PRO;
 883	} else if (net->flags & IFF_ALLMULTI ||
 884		   netdev_mc_count(net) > AX_MAX_MCAST) {
 885		data->rxctl |= AX_RX_CTL_AMALL;
 886	} else if (netdev_mc_empty(net)) {
 887		/* just broadcast and directed */
 888	} else {
 889		/* We use dev->data for our 8 byte filter buffer
 890		 * to avoid allocating memory that is tricky to free later
 891		 */
 892		u32 crc_bits;
 893		struct netdev_hw_addr *ha;
 894
 895		memset(m_filter, 0, AX_MCAST_FLTSIZE);
 896
 897		netdev_for_each_mc_addr(ha, net) {
 898			crc_bits = ether_crc(ETH_ALEN, ha->addr) >> 26;
 899			*(m_filter + (crc_bits >> 3)) |= (1 << (crc_bits & 7));
 900		}
 901
 902		ax88179_write_cmd_async(dev, AX_ACCESS_MAC, AX_MULFLTARY,
 903					AX_MCAST_FLTSIZE, AX_MCAST_FLTSIZE,
 904					m_filter);
 905
 906		data->rxctl |= AX_RX_CTL_AM;
 907	}
 908
 909	ax88179_write_cmd_async(dev, AX_ACCESS_MAC, AX_RX_CTL,
 910				2, 2, &data->rxctl);
 911}
 912
 913static int
 914ax88179_set_features(struct net_device *net, netdev_features_t features)
 915{
 916	u8 tmp;
 917	struct usbnet *dev = netdev_priv(net);
 918	netdev_features_t changed = net->features ^ features;
 919
 920	if (changed & NETIF_F_IP_CSUM) {
 921		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, &tmp);
 922		tmp ^= AX_TXCOE_TCP | AX_TXCOE_UDP;
 923		ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, &tmp);
 924	}
 925
 926	if (changed & NETIF_F_IPV6_CSUM) {
 927		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, &tmp);
 928		tmp ^= AX_TXCOE_TCPV6 | AX_TXCOE_UDPV6;
 929		ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, &tmp);
 930	}
 931
 932	if (changed & NETIF_F_RXCSUM) {
 933		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_RXCOE_CTL, 1, 1, &tmp);
 934		tmp ^= AX_RXCOE_IP | AX_RXCOE_TCP | AX_RXCOE_UDP |
 935		       AX_RXCOE_TCPV6 | AX_RXCOE_UDPV6;
 936		ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RXCOE_CTL, 1, 1, &tmp);
 937	}
 938
 939	return 0;
 940}
 941
 942static int ax88179_change_mtu(struct net_device *net, int new_mtu)
 943{
 944	struct usbnet *dev = netdev_priv(net);
 945	u16 tmp16;
 946
 947	net->mtu = new_mtu;
 948	dev->hard_mtu = net->mtu + net->hard_header_len;
 949
 950	if (net->mtu > 1500) {
 951		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
 952				 2, 2, &tmp16);
 953		tmp16 |= AX_MEDIUM_JUMBO_EN;
 954		ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
 955				  2, 2, &tmp16);
 956	} else {
 957		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
 958				 2, 2, &tmp16);
 959		tmp16 &= ~AX_MEDIUM_JUMBO_EN;
 960		ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
 961				  2, 2, &tmp16);
 962	}
 963
 964	/* max qlen depend on hard_mtu and rx_urb_size */
 965	usbnet_update_max_qlen(dev);
 966
 967	return 0;
 968}
 969
 970static int ax88179_set_mac_addr(struct net_device *net, void *p)
 971{
 972	struct usbnet *dev = netdev_priv(net);
 973	struct sockaddr *addr = p;
 974	int ret;
 975
 976	if (netif_running(net))
 977		return -EBUSY;
 978	if (!is_valid_ether_addr(addr->sa_data))
 979		return -EADDRNOTAVAIL;
 980
 981	eth_hw_addr_set(net, addr->sa_data);
 982
 983	/* Set the MAC address */
 984	ret = ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_NODE_ID, ETH_ALEN,
 985				 ETH_ALEN, net->dev_addr);
 986	if (ret < 0)
 987		return ret;
 988
 989	return 0;
 990}
 991
 992static const struct net_device_ops ax88179_netdev_ops = {
 993	.ndo_open		= usbnet_open,
 994	.ndo_stop		= usbnet_stop,
 995	.ndo_start_xmit		= usbnet_start_xmit,
 996	.ndo_tx_timeout		= usbnet_tx_timeout,
 997	.ndo_get_stats64	= dev_get_tstats64,
 998	.ndo_change_mtu		= ax88179_change_mtu,
 999	.ndo_set_mac_address	= ax88179_set_mac_addr,
1000	.ndo_validate_addr	= eth_validate_addr,
1001	.ndo_eth_ioctl		= ax88179_ioctl,
1002	.ndo_set_rx_mode	= ax88179_set_multicast,
1003	.ndo_set_features	= ax88179_set_features,
1004};
1005
1006static int ax88179_check_eeprom(struct usbnet *dev)
1007{
1008	u8 i, buf, eeprom[20];
1009	u16 csum, delay = HZ / 10;
1010	unsigned long jtimeout;
1011
1012	/* Read EEPROM content */
1013	for (i = 0; i < 6; i++) {
1014		buf = i;
1015		if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_SROM_ADDR,
1016				      1, 1, &buf) < 0)
1017			return -EINVAL;
1018
1019		buf = EEP_RD;
1020		if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_SROM_CMD,
1021				      1, 1, &buf) < 0)
1022			return -EINVAL;
1023
1024		jtimeout = jiffies + delay;
1025		do {
1026			ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_CMD,
1027					 1, 1, &buf);
1028
1029			if (time_after(jiffies, jtimeout))
1030				return -EINVAL;
1031
1032		} while (buf & EEP_BUSY);
1033
1034		__ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_DATA_LOW,
1035				   2, 2, &eeprom[i * 2]);
1036
1037		if ((i == 0) && (eeprom[0] == 0xFF))
1038			return -EINVAL;
1039	}
1040
1041	csum = eeprom[6] + eeprom[7] + eeprom[8] + eeprom[9];
1042	csum = (csum >> 8) + (csum & 0xff);
1043	if ((csum + eeprom[10]) != 0xff)
1044		return -EINVAL;
1045
1046	return 0;
1047}
1048
1049static int ax88179_check_efuse(struct usbnet *dev, u16 *ledmode)
1050{
1051	u8	i;
1052	u8	efuse[64];
1053	u16	csum = 0;
1054
1055	if (ax88179_read_cmd(dev, AX_ACCESS_EFUS, 0, 64, 64, efuse) < 0)
1056		return -EINVAL;
1057
1058	if (*efuse == 0xFF)
1059		return -EINVAL;
1060
1061	for (i = 0; i < 64; i++)
1062		csum = csum + efuse[i];
1063
1064	while (csum > 255)
1065		csum = (csum & 0x00FF) + ((csum >> 8) & 0x00FF);
1066
1067	if (csum != 0xFF)
1068		return -EINVAL;
1069
1070	*ledmode = (efuse[51] << 8) | efuse[52];
1071
1072	return 0;
1073}
1074
1075static int ax88179_convert_old_led(struct usbnet *dev, u16 *ledvalue)
1076{
1077	u16 led;
1078
1079	/* Loaded the old eFuse LED Mode */
1080	if (ax88179_read_cmd(dev, AX_ACCESS_EEPROM, 0x3C, 1, 2, &led) < 0)
1081		return -EINVAL;
1082
1083	led >>= 8;
1084	switch (led) {
1085	case 0xFF:
1086		led = LED0_ACTIVE | LED1_LINK_10 | LED1_LINK_100 |
1087		      LED1_LINK_1000 | LED2_ACTIVE | LED2_LINK_10 |
1088		      LED2_LINK_100 | LED2_LINK_1000 | LED_VALID;
1089		break;
1090	case 0xFE:
1091		led = LED0_ACTIVE | LED1_LINK_1000 | LED2_LINK_100 | LED_VALID;
1092		break;
1093	case 0xFD:
1094		led = LED0_ACTIVE | LED1_LINK_1000 | LED2_LINK_100 |
1095		      LED2_LINK_10 | LED_VALID;
1096		break;
1097	case 0xFC:
1098		led = LED0_ACTIVE | LED1_ACTIVE | LED1_LINK_1000 | LED2_ACTIVE |
1099		      LED2_LINK_100 | LED2_LINK_10 | LED_VALID;
1100		break;
1101	default:
1102		led = LED0_ACTIVE | LED1_LINK_10 | LED1_LINK_100 |
1103		      LED1_LINK_1000 | LED2_ACTIVE | LED2_LINK_10 |
1104		      LED2_LINK_100 | LED2_LINK_1000 | LED_VALID;
1105		break;
1106	}
1107
1108	*ledvalue = led;
1109
1110	return 0;
1111}
1112
1113static int ax88179_led_setting(struct usbnet *dev)
1114{
1115	u8 ledfd, value = 0;
1116	u16 tmp, ledact, ledlink, ledvalue = 0, delay = HZ / 10;
1117	unsigned long jtimeout;
1118
1119	/* Check AX88179 version. UA1 or UA2*/
1120	ax88179_read_cmd(dev, AX_ACCESS_MAC, GENERAL_STATUS, 1, 1, &value);
1121
1122	if (!(value & AX_SECLD)) {	/* UA1 */
1123		value = AX_GPIO_CTRL_GPIO3EN | AX_GPIO_CTRL_GPIO2EN |
1124			AX_GPIO_CTRL_GPIO1EN;
1125		if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_GPIO_CTRL,
1126				      1, 1, &value) < 0)
1127			return -EINVAL;
1128	}
1129
1130	/* Check EEPROM */
1131	if (!ax88179_check_eeprom(dev)) {
1132		value = 0x42;
1133		if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_SROM_ADDR,
1134				      1, 1, &value) < 0)
1135			return -EINVAL;
1136
1137		value = EEP_RD;
1138		if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_SROM_CMD,
1139				      1, 1, &value) < 0)
1140			return -EINVAL;
1141
1142		jtimeout = jiffies + delay;
1143		do {
1144			ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_CMD,
1145					 1, 1, &value);
1146
1147			if (time_after(jiffies, jtimeout))
1148				return -EINVAL;
1149
1150		} while (value & EEP_BUSY);
1151
1152		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_DATA_HIGH,
1153				 1, 1, &value);
1154		ledvalue = (value << 8);
1155
1156		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_DATA_LOW,
1157				 1, 1, &value);
1158		ledvalue |= value;
1159
1160		/* load internal ROM for defaule setting */
1161		if ((ledvalue == 0xFFFF) || ((ledvalue & LED_VALID) == 0))
1162			ax88179_convert_old_led(dev, &ledvalue);
1163
1164	} else if (!ax88179_check_efuse(dev, &ledvalue)) {
1165		if ((ledvalue == 0xFFFF) || ((ledvalue & LED_VALID) == 0))
1166			ax88179_convert_old_led(dev, &ledvalue);
1167	} else {
1168		ax88179_convert_old_led(dev, &ledvalue);
1169	}
1170
1171	tmp = GMII_PHY_PGSEL_EXT;
1172	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1173			  GMII_PHY_PAGE_SELECT, 2, &tmp);
1174
1175	tmp = 0x2c;
1176	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1177			  GMII_PHYPAGE, 2, &tmp);
1178
1179	ax88179_read_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1180			 GMII_LED_ACT, 2, &ledact);
1181
1182	ax88179_read_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1183			 GMII_LED_LINK, 2, &ledlink);
1184
1185	ledact &= GMII_LED_ACTIVE_MASK;
1186	ledlink &= GMII_LED_LINK_MASK;
1187
1188	if (ledvalue & LED0_ACTIVE)
1189		ledact |= GMII_LED0_ACTIVE;
1190
1191	if (ledvalue & LED1_ACTIVE)
1192		ledact |= GMII_LED1_ACTIVE;
1193
1194	if (ledvalue & LED2_ACTIVE)
1195		ledact |= GMII_LED2_ACTIVE;
1196
1197	if (ledvalue & LED0_LINK_10)
1198		ledlink |= GMII_LED0_LINK_10;
1199
1200	if (ledvalue & LED1_LINK_10)
1201		ledlink |= GMII_LED1_LINK_10;
1202
1203	if (ledvalue & LED2_LINK_10)
1204		ledlink |= GMII_LED2_LINK_10;
1205
1206	if (ledvalue & LED0_LINK_100)
1207		ledlink |= GMII_LED0_LINK_100;
1208
1209	if (ledvalue & LED1_LINK_100)
1210		ledlink |= GMII_LED1_LINK_100;
1211
1212	if (ledvalue & LED2_LINK_100)
1213		ledlink |= GMII_LED2_LINK_100;
1214
1215	if (ledvalue & LED0_LINK_1000)
1216		ledlink |= GMII_LED0_LINK_1000;
1217
1218	if (ledvalue & LED1_LINK_1000)
1219		ledlink |= GMII_LED1_LINK_1000;
1220
1221	if (ledvalue & LED2_LINK_1000)
1222		ledlink |= GMII_LED2_LINK_1000;
1223
1224	tmp = ledact;
1225	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1226			  GMII_LED_ACT, 2, &tmp);
1227
1228	tmp = ledlink;
1229	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1230			  GMII_LED_LINK, 2, &tmp);
1231
1232	tmp = GMII_PHY_PGSEL_PAGE0;
1233	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1234			  GMII_PHY_PAGE_SELECT, 2, &tmp);
1235
1236	/* LED full duplex setting */
1237	ledfd = 0;
1238	if (ledvalue & LED0_FD)
1239		ledfd |= 0x01;
1240	else if ((ledvalue & LED0_USB3_MASK) == 0)
1241		ledfd |= 0x02;
1242
1243	if (ledvalue & LED1_FD)
1244		ledfd |= 0x04;
1245	else if ((ledvalue & LED1_USB3_MASK) == 0)
1246		ledfd |= 0x08;
1247
1248	if (ledvalue & LED2_FD)
1249		ledfd |= 0x10;
1250	else if ((ledvalue & LED2_USB3_MASK) == 0)
1251		ledfd |= 0x20;
1252
1253	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_LEDCTRL, 1, 1, &ledfd);
1254
1255	return 0;
1256}
1257
1258static void ax88179_get_mac_addr(struct usbnet *dev)
1259{
1260	u8 mac[ETH_ALEN];
1261
1262	memset(mac, 0, sizeof(mac));
1263
1264	/* Maybe the boot loader passed the MAC address via device tree */
1265	if (!eth_platform_get_mac_address(&dev->udev->dev, mac)) {
1266		netif_dbg(dev, ifup, dev->net,
1267			  "MAC address read from device tree");
1268	} else {
1269		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_NODE_ID, ETH_ALEN,
1270				 ETH_ALEN, mac);
1271		netif_dbg(dev, ifup, dev->net,
1272			  "MAC address read from ASIX chip");
1273	}
1274
1275	if (is_valid_ether_addr(mac)) {
1276		eth_hw_addr_set(dev->net, mac);
1277		if (!is_local_ether_addr(mac))
1278			dev->net->addr_assign_type = NET_ADDR_PERM;
1279	} else {
1280		netdev_info(dev->net, "invalid MAC address, using random\n");
1281		eth_hw_addr_random(dev->net);
1282	}
1283
1284	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_NODE_ID, ETH_ALEN, ETH_ALEN,
1285			  dev->net->dev_addr);
1286}
1287
1288static int ax88179_bind(struct usbnet *dev, struct usb_interface *intf)
1289{
1290	struct ax88179_data *ax179_data;
1291
1292	usbnet_get_endpoints(dev, intf);
1293
1294	ax179_data = kzalloc(sizeof(*ax179_data), GFP_KERNEL);
1295	if (!ax179_data)
1296		return -ENOMEM;
1297
1298	dev->driver_priv = ax179_data;
1299
1300	dev->net->netdev_ops = &ax88179_netdev_ops;
1301	dev->net->ethtool_ops = &ax88179_ethtool_ops;
1302	dev->net->needed_headroom = 8;
1303	dev->net->max_mtu = 4088;
1304
1305	/* Initialize MII structure */
1306	dev->mii.dev = dev->net;
1307	dev->mii.mdio_read = ax88179_mdio_read;
1308	dev->mii.mdio_write = ax88179_mdio_write;
1309	dev->mii.phy_id_mask = 0xff;
1310	dev->mii.reg_num_mask = 0xff;
1311	dev->mii.phy_id = 0x03;
1312	dev->mii.supports_gmii = 1;
1313
1314	dev->net->features |= NETIF_F_SG | NETIF_F_IP_CSUM |
1315			      NETIF_F_IPV6_CSUM | NETIF_F_RXCSUM | NETIF_F_TSO;
1316
1317	dev->net->hw_features |= dev->net->features;
1318
1319	netif_set_tso_max_size(dev->net, 16384);
1320
1321	ax88179_reset(dev);
1322
1323	return 0;
1324}
1325
1326static void ax88179_unbind(struct usbnet *dev, struct usb_interface *intf)
1327{
1328	struct ax88179_data *ax179_data = dev->driver_priv;
1329	u16 tmp16;
1330
1331	/* Configure RX control register => stop operation */
1332	tmp16 = AX_RX_CTL_STOP;
1333	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, &tmp16);
1334
1335	tmp16 = 0;
1336	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp16);
1337
1338	/* Power down ethernet PHY */
1339	tmp16 = 0;
1340	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, &tmp16);
1341
1342	kfree(ax179_data);
1343}
1344
1345static void
1346ax88179_rx_checksum(struct sk_buff *skb, u32 *pkt_hdr)
1347{
1348	skb->ip_summed = CHECKSUM_NONE;
1349
1350	/* checksum error bit is set */
1351	if ((*pkt_hdr & AX_RXHDR_L3CSUM_ERR) ||
1352	    (*pkt_hdr & AX_RXHDR_L4CSUM_ERR))
1353		return;
1354
1355	/* It must be a TCP or UDP packet with a valid checksum */
1356	if (((*pkt_hdr & AX_RXHDR_L4_TYPE_MASK) == AX_RXHDR_L4_TYPE_TCP) ||
1357	    ((*pkt_hdr & AX_RXHDR_L4_TYPE_MASK) == AX_RXHDR_L4_TYPE_UDP))
1358		skb->ip_summed = CHECKSUM_UNNECESSARY;
1359}
1360
1361static int ax88179_rx_fixup(struct usbnet *dev, struct sk_buff *skb)
1362{
1363	struct sk_buff *ax_skb;
1364	int pkt_cnt;
1365	u32 rx_hdr;
1366	u16 hdr_off;
1367	u32 *pkt_hdr;
1368
1369	/* At the end of the SKB, there's a header telling us how many packets
1370	 * are bundled into this buffer and where we can find an array of
1371	 * per-packet metadata (which contains elements encoded into u16).
1372	 */
1373
1374	/* SKB contents for current firmware:
1375	 *   <packet 1> <padding>
1376	 *   ...
1377	 *   <packet N> <padding>
1378	 *   <per-packet metadata entry 1> <dummy header>
1379	 *   ...
1380	 *   <per-packet metadata entry N> <dummy header>
1381	 *   <padding2> <rx_hdr>
1382	 *
1383	 * where:
1384	 *   <packet N> contains pkt_len bytes:
1385	 *		2 bytes of IP alignment pseudo header
1386	 *		packet received
1387	 *   <per-packet metadata entry N> contains 4 bytes:
1388	 *		pkt_len and fields AX_RXHDR_*
1389	 *   <padding>	0-7 bytes to terminate at
1390	 *		8 bytes boundary (64-bit).
1391	 *   <padding2> 4 bytes to make rx_hdr terminate at
1392	 *		8 bytes boundary (64-bit)
1393	 *   <dummy-header> contains 4 bytes:
1394	 *		pkt_len=0 and AX_RXHDR_DROP_ERR
1395	 *   <rx-hdr>	contains 4 bytes:
1396	 *		pkt_cnt and hdr_off (offset of
1397	 *		  <per-packet metadata entry 1>)
1398	 *
1399	 * pkt_cnt is number of entrys in the per-packet metadata.
1400	 * In current firmware there is 2 entrys per packet.
1401	 * The first points to the packet and the
1402	 *  second is a dummy header.
1403	 * This was done probably to align fields in 64-bit and
1404	 *  maintain compatibility with old firmware.
1405	 * This code assumes that <dummy header> and <padding2> are
1406	 *  optional.
1407	 */
1408
1409	if (skb->len < 4)
1410		return 0;
1411	skb_trim(skb, skb->len - 4);
1412	rx_hdr = get_unaligned_le32(skb_tail_pointer(skb));
1413	pkt_cnt = (u16)rx_hdr;
1414	hdr_off = (u16)(rx_hdr >> 16);
1415
1416	if (pkt_cnt == 0)
1417		return 0;
1418
1419	/* Make sure that the bounds of the metadata array are inside the SKB
1420	 * (and in front of the counter at the end).
1421	 */
1422	if (pkt_cnt * 4 + hdr_off > skb->len)
1423		return 0;
1424	pkt_hdr = (u32 *)(skb->data + hdr_off);
1425
1426	/* Packets must not overlap the metadata array */
1427	skb_trim(skb, hdr_off);
1428
1429	for (; pkt_cnt > 0; pkt_cnt--, pkt_hdr++) {
1430		u16 pkt_len_plus_padd;
1431		u16 pkt_len;
1432
1433		le32_to_cpus(pkt_hdr);
1434		pkt_len = (*pkt_hdr >> 16) & 0x1fff;
1435		pkt_len_plus_padd = (pkt_len + 7) & 0xfff8;
1436
1437		/* Skip dummy header used for alignment
1438		 */
1439		if (pkt_len == 0)
1440			continue;
1441
1442		if (pkt_len_plus_padd > skb->len)
1443			return 0;
1444
1445		/* Check CRC or runt packet */
1446		if ((*pkt_hdr & (AX_RXHDR_CRC_ERR | AX_RXHDR_DROP_ERR)) ||
1447		    pkt_len < 2 + ETH_HLEN) {
1448			dev->net->stats.rx_errors++;
1449			skb_pull(skb, pkt_len_plus_padd);
1450			continue;
1451		}
1452
1453		/* last packet */
1454		if (pkt_len_plus_padd == skb->len) {
1455			skb_trim(skb, pkt_len);
1456
1457			/* Skip IP alignment pseudo header */
1458			skb_pull(skb, 2);
1459
 
1460			ax88179_rx_checksum(skb, pkt_hdr);
1461			return 1;
1462		}
1463
1464		ax_skb = netdev_alloc_skb_ip_align(dev->net, pkt_len);
1465		if (!ax_skb)
1466			return 0;
1467		skb_put(ax_skb, pkt_len);
1468		memcpy(ax_skb->data, skb->data + 2, pkt_len);
1469
 
 
 
 
 
1470		ax88179_rx_checksum(ax_skb, pkt_hdr);
1471		usbnet_skb_return(dev, ax_skb);
1472
1473		skb_pull(skb, pkt_len_plus_padd);
1474	}
1475
1476	return 0;
1477}
1478
1479static struct sk_buff *
1480ax88179_tx_fixup(struct usbnet *dev, struct sk_buff *skb, gfp_t flags)
1481{
1482	u32 tx_hdr1, tx_hdr2;
1483	int frame_size = dev->maxpacket;
1484	int headroom;
1485	void *ptr;
1486
1487	tx_hdr1 = skb->len;
1488	tx_hdr2 = skb_shinfo(skb)->gso_size; /* Set TSO mss */
1489	if (((skb->len + 8) % frame_size) == 0)
1490		tx_hdr2 |= 0x80008000;	/* Enable padding */
1491
1492	headroom = skb_headroom(skb) - 8;
1493
1494	if ((dev->net->features & NETIF_F_SG) && skb_linearize(skb))
1495		return NULL;
1496
1497	if ((skb_header_cloned(skb) || headroom < 0) &&
1498	    pskb_expand_head(skb, headroom < 0 ? 8 : 0, 0, GFP_ATOMIC)) {
1499		dev_kfree_skb_any(skb);
1500		return NULL;
1501	}
1502
1503	ptr = skb_push(skb, 8);
1504	put_unaligned_le32(tx_hdr1, ptr);
1505	put_unaligned_le32(tx_hdr2, ptr + 4);
1506
1507	usbnet_set_skb_tx_stats(skb, (skb_shinfo(skb)->gso_segs ?: 1), 0);
1508
1509	return skb;
1510}
1511
1512static int ax88179_link_reset(struct usbnet *dev)
1513{
1514	struct ax88179_data *ax179_data = dev->driver_priv;
1515	u8 tmp[5], link_sts;
1516	u16 mode, tmp16, delay = HZ / 10;
1517	u32 tmp32 = 0x40000000;
1518	unsigned long jtimeout;
1519
1520	jtimeout = jiffies + delay;
1521	while (tmp32 & 0x40000000) {
1522		mode = 0;
1523		ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, &mode);
1524		ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2,
1525				  &ax179_data->rxctl);
1526
1527		/*link up, check the usb device control TX FIFO full or empty*/
1528		ax88179_read_cmd(dev, 0x81, 0x8c, 0, 4, &tmp32);
1529
1530		if (time_after(jiffies, jtimeout))
1531			return 0;
1532	}
1533
1534	mode = AX_MEDIUM_RECEIVE_EN | AX_MEDIUM_TXFLOW_CTRLEN |
1535	       AX_MEDIUM_RXFLOW_CTRLEN;
1536
1537	ax88179_read_cmd(dev, AX_ACCESS_MAC, PHYSICAL_LINK_STATUS,
1538			 1, 1, &link_sts);
1539
1540	ax88179_read_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1541			 GMII_PHY_PHYSR, 2, &tmp16);
1542
1543	if (!(tmp16 & GMII_PHY_PHYSR_LINK)) {
1544		return 0;
1545	} else if (GMII_PHY_PHYSR_GIGA == (tmp16 & GMII_PHY_PHYSR_SMASK)) {
1546		mode |= AX_MEDIUM_GIGAMODE | AX_MEDIUM_EN_125MHZ;
1547		if (dev->net->mtu > 1500)
1548			mode |= AX_MEDIUM_JUMBO_EN;
1549
1550		if (link_sts & AX_USB_SS)
1551			memcpy(tmp, &AX88179_BULKIN_SIZE[0], 5);
1552		else if (link_sts & AX_USB_HS)
1553			memcpy(tmp, &AX88179_BULKIN_SIZE[1], 5);
1554		else
1555			memcpy(tmp, &AX88179_BULKIN_SIZE[3], 5);
1556	} else if (GMII_PHY_PHYSR_100 == (tmp16 & GMII_PHY_PHYSR_SMASK)) {
1557		mode |= AX_MEDIUM_PS;
1558
1559		if (link_sts & (AX_USB_SS | AX_USB_HS))
1560			memcpy(tmp, &AX88179_BULKIN_SIZE[2], 5);
1561		else
1562			memcpy(tmp, &AX88179_BULKIN_SIZE[3], 5);
1563	} else {
1564		memcpy(tmp, &AX88179_BULKIN_SIZE[3], 5);
1565	}
1566
1567	/* RX bulk configuration */
1568	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_BULKIN_QCTRL, 5, 5, tmp);
1569
1570	dev->rx_urb_size = (1024 * (tmp[3] + 2));
1571
1572	if (tmp16 & GMII_PHY_PHYSR_FULL)
1573		mode |= AX_MEDIUM_FULL_DUPLEX;
1574	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
1575			  2, 2, &mode);
1576
1577	ax179_data->eee_enabled = ax88179_chk_eee(dev);
1578
1579	netif_carrier_on(dev->net);
1580
1581	return 0;
1582}
1583
1584static int ax88179_reset(struct usbnet *dev)
1585{
1586	u8 buf[5];
1587	u16 *tmp16;
1588	u8 *tmp;
1589	struct ax88179_data *ax179_data = dev->driver_priv;
1590	struct ethtool_keee eee_data;
1591
1592	tmp16 = (u16 *)buf;
1593	tmp = (u8 *)buf;
1594
1595	/* Power up ethernet PHY */
1596	*tmp16 = 0;
1597	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, tmp16);
1598
1599	*tmp16 = AX_PHYPWR_RSTCTL_IPRL;
1600	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, tmp16);
1601	msleep(500);
1602
1603	*tmp = AX_CLK_SELECT_ACS | AX_CLK_SELECT_BCS;
1604	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, tmp);
1605	msleep(200);
1606
1607	/* Ethernet PHY Auto Detach*/
1608	ax88179_auto_detach(dev);
1609
1610	/* Read MAC address from DTB or asix chip */
1611	ax88179_get_mac_addr(dev);
1612	memcpy(dev->net->perm_addr, dev->net->dev_addr, ETH_ALEN);
1613
1614	/* RX bulk configuration */
1615	memcpy(tmp, &AX88179_BULKIN_SIZE[0], 5);
1616	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_BULKIN_QCTRL, 5, 5, tmp);
1617
1618	dev->rx_urb_size = 1024 * 20;
1619
1620	*tmp = 0x34;
1621	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PAUSE_WATERLVL_LOW, 1, 1, tmp);
1622
1623	*tmp = 0x52;
1624	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PAUSE_WATERLVL_HIGH,
1625			  1, 1, tmp);
1626
1627	/* Enable checksum offload */
1628	*tmp = AX_RXCOE_IP | AX_RXCOE_TCP | AX_RXCOE_UDP |
1629	       AX_RXCOE_TCPV6 | AX_RXCOE_UDPV6;
1630	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RXCOE_CTL, 1, 1, tmp);
1631
1632	*tmp = AX_TXCOE_IP | AX_TXCOE_TCP | AX_TXCOE_UDP |
1633	       AX_TXCOE_TCPV6 | AX_TXCOE_UDPV6;
1634	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, tmp);
1635
1636	/* Configure RX control register => start operation */
1637	*tmp16 = AX_RX_CTL_DROPCRCERR | AX_RX_CTL_IPE | AX_RX_CTL_START |
1638		 AX_RX_CTL_AP | AX_RX_CTL_AMALL | AX_RX_CTL_AB;
1639	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, tmp16);
1640
1641	*tmp = AX_MONITOR_MODE_PMETYPE | AX_MONITOR_MODE_PMEPOL |
1642	       AX_MONITOR_MODE_RWMP;
1643	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MONITOR_MOD, 1, 1, tmp);
1644
1645	/* Configure default medium type => giga */
1646	*tmp16 = AX_MEDIUM_RECEIVE_EN | AX_MEDIUM_TXFLOW_CTRLEN |
1647		 AX_MEDIUM_RXFLOW_CTRLEN | AX_MEDIUM_FULL_DUPLEX |
1648		 AX_MEDIUM_GIGAMODE;
1649	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
1650			  2, 2, tmp16);
1651
1652	/* Check if WoL is supported */
1653	ax179_data->wol_supported = 0;
1654	if (ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MONITOR_MOD,
1655			     1, 1, &tmp) > 0)
1656		ax179_data->wol_supported = WAKE_MAGIC | WAKE_PHY;
1657
1658	ax88179_led_setting(dev);
1659
1660	ax179_data->eee_enabled = 0;
1661	ax179_data->eee_active = 0;
1662
1663	ax88179_disable_eee(dev);
1664
1665	ax88179_ethtool_get_eee(dev, &eee_data);
1666	linkmode_zero(eee_data.advertised);
1667	ax88179_ethtool_set_eee(dev, &eee_data);
1668
1669	/* Restart autoneg */
1670	mii_nway_restart(&dev->mii);
1671
1672	usbnet_link_change(dev, 0, 0);
1673
1674	return 0;
1675}
1676
1677static int ax88179_net_reset(struct usbnet *dev)
1678{
1679	struct ax88179_data *ax179_data = dev->driver_priv;
1680
1681	if (ax179_data->initialized)
1682		ax88179_reset(dev);
1683	else
1684		ax179_data->initialized = 1;
1685
1686	return 0;
1687}
1688
1689static int ax88179_stop(struct usbnet *dev)
1690{
1691	u16 tmp16;
1692
1693	ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
1694			 2, 2, &tmp16);
1695	tmp16 &= ~AX_MEDIUM_RECEIVE_EN;
1696	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
1697			  2, 2, &tmp16);
1698
1699	return 0;
1700}
1701
1702static const struct driver_info ax88179_info = {
1703	.description = "ASIX AX88179 USB 3.0 Gigabit Ethernet",
1704	.bind = ax88179_bind,
1705	.unbind = ax88179_unbind,
1706	.status = ax88179_status,
1707	.link_reset = ax88179_link_reset,
1708	.reset = ax88179_net_reset,
1709	.stop = ax88179_stop,
1710	.flags = FLAG_ETHER | FLAG_FRAMING_AX,
1711	.rx_fixup = ax88179_rx_fixup,
1712	.tx_fixup = ax88179_tx_fixup,
1713};
1714
1715static const struct driver_info ax88178a_info = {
1716	.description = "ASIX AX88178A USB 2.0 Gigabit Ethernet",
1717	.bind = ax88179_bind,
1718	.unbind = ax88179_unbind,
1719	.status = ax88179_status,
1720	.link_reset = ax88179_link_reset,
1721	.reset = ax88179_net_reset,
1722	.stop = ax88179_stop,
1723	.flags = FLAG_ETHER | FLAG_FRAMING_AX,
1724	.rx_fixup = ax88179_rx_fixup,
1725	.tx_fixup = ax88179_tx_fixup,
1726};
1727
1728static const struct driver_info cypress_GX3_info = {
1729	.description = "Cypress GX3 SuperSpeed to Gigabit Ethernet Controller",
1730	.bind = ax88179_bind,
1731	.unbind = ax88179_unbind,
1732	.status = ax88179_status,
1733	.link_reset = ax88179_link_reset,
1734	.reset = ax88179_net_reset,
1735	.stop = ax88179_stop,
1736	.flags = FLAG_ETHER | FLAG_FRAMING_AX,
1737	.rx_fixup = ax88179_rx_fixup,
1738	.tx_fixup = ax88179_tx_fixup,
1739};
1740
1741static const struct driver_info dlink_dub1312_info = {
1742	.description = "D-Link DUB-1312 USB 3.0 to Gigabit Ethernet Adapter",
1743	.bind = ax88179_bind,
1744	.unbind = ax88179_unbind,
1745	.status = ax88179_status,
1746	.link_reset = ax88179_link_reset,
1747	.reset = ax88179_net_reset,
1748	.stop = ax88179_stop,
1749	.flags = FLAG_ETHER | FLAG_FRAMING_AX,
1750	.rx_fixup = ax88179_rx_fixup,
1751	.tx_fixup = ax88179_tx_fixup,
1752};
1753
1754static const struct driver_info sitecom_info = {
1755	.description = "Sitecom USB 3.0 to Gigabit Adapter",
1756	.bind = ax88179_bind,
1757	.unbind = ax88179_unbind,
1758	.status = ax88179_status,
1759	.link_reset = ax88179_link_reset,
1760	.reset = ax88179_net_reset,
1761	.stop = ax88179_stop,
1762	.flags = FLAG_ETHER | FLAG_FRAMING_AX,
1763	.rx_fixup = ax88179_rx_fixup,
1764	.tx_fixup = ax88179_tx_fixup,
1765};
1766
1767static const struct driver_info samsung_info = {
1768	.description = "Samsung USB Ethernet Adapter",
1769	.bind = ax88179_bind,
1770	.unbind = ax88179_unbind,
1771	.status = ax88179_status,
1772	.link_reset = ax88179_link_reset,
1773	.reset = ax88179_net_reset,
1774	.stop = ax88179_stop,
1775	.flags = FLAG_ETHER | FLAG_FRAMING_AX,
1776	.rx_fixup = ax88179_rx_fixup,
1777	.tx_fixup = ax88179_tx_fixup,
1778};
1779
1780static const struct driver_info lenovo_info = {
1781	.description = "Lenovo OneLinkDock Gigabit LAN",
1782	.bind = ax88179_bind,
1783	.unbind = ax88179_unbind,
1784	.status = ax88179_status,
1785	.link_reset = ax88179_link_reset,
1786	.reset = ax88179_net_reset,
1787	.stop = ax88179_stop,
1788	.flags = FLAG_ETHER | FLAG_FRAMING_AX,
1789	.rx_fixup = ax88179_rx_fixup,
1790	.tx_fixup = ax88179_tx_fixup,
1791};
1792
1793static const struct driver_info belkin_info = {
1794	.description = "Belkin USB Ethernet Adapter",
1795	.bind	= ax88179_bind,
1796	.unbind = ax88179_unbind,
1797	.status = ax88179_status,
1798	.link_reset = ax88179_link_reset,
1799	.reset	= ax88179_net_reset,
1800	.stop	= ax88179_stop,
1801	.flags	= FLAG_ETHER | FLAG_FRAMING_AX,
1802	.rx_fixup = ax88179_rx_fixup,
1803	.tx_fixup = ax88179_tx_fixup,
1804};
1805
1806static const struct driver_info toshiba_info = {
1807	.description = "Toshiba USB Ethernet Adapter",
1808	.bind	= ax88179_bind,
1809	.unbind = ax88179_unbind,
1810	.status = ax88179_status,
1811	.link_reset = ax88179_link_reset,
1812	.reset	= ax88179_net_reset,
1813	.stop = ax88179_stop,
1814	.flags	= FLAG_ETHER | FLAG_FRAMING_AX,
1815	.rx_fixup = ax88179_rx_fixup,
1816	.tx_fixup = ax88179_tx_fixup,
1817};
1818
1819static const struct driver_info mct_info = {
1820	.description = "MCT USB 3.0 Gigabit Ethernet Adapter",
1821	.bind	= ax88179_bind,
1822	.unbind	= ax88179_unbind,
1823	.status	= ax88179_status,
1824	.link_reset = ax88179_link_reset,
1825	.reset	= ax88179_net_reset,
1826	.stop	= ax88179_stop,
1827	.flags	= FLAG_ETHER | FLAG_FRAMING_AX,
1828	.rx_fixup = ax88179_rx_fixup,
1829	.tx_fixup = ax88179_tx_fixup,
1830};
1831
1832static const struct driver_info at_umc2000_info = {
1833	.description = "AT-UMC2000 USB 3.0/USB 3.1 Gen 1 to Gigabit Ethernet Adapter",
1834	.bind   = ax88179_bind,
1835	.unbind = ax88179_unbind,
1836	.status = ax88179_status,
1837	.link_reset = ax88179_link_reset,
1838	.reset  = ax88179_net_reset,
1839	.stop   = ax88179_stop,
1840	.flags  = FLAG_ETHER | FLAG_FRAMING_AX,
1841	.rx_fixup = ax88179_rx_fixup,
1842	.tx_fixup = ax88179_tx_fixup,
1843};
1844
1845static const struct driver_info at_umc200_info = {
1846	.description = "AT-UMC200 USB 3.0/USB 3.1 Gen 1 to Fast Ethernet Adapter",
1847	.bind   = ax88179_bind,
1848	.unbind = ax88179_unbind,
1849	.status = ax88179_status,
1850	.link_reset = ax88179_link_reset,
1851	.reset  = ax88179_net_reset,
1852	.stop   = ax88179_stop,
1853	.flags  = FLAG_ETHER | FLAG_FRAMING_AX,
1854	.rx_fixup = ax88179_rx_fixup,
1855	.tx_fixup = ax88179_tx_fixup,
1856};
1857
1858static const struct driver_info at_umc2000sp_info = {
1859	.description = "AT-UMC2000/SP USB 3.0/USB 3.1 Gen 1 to Gigabit Ethernet Adapter",
1860	.bind   = ax88179_bind,
1861	.unbind = ax88179_unbind,
1862	.status = ax88179_status,
1863	.link_reset = ax88179_link_reset,
1864	.reset  = ax88179_net_reset,
1865	.stop   = ax88179_stop,
1866	.flags  = FLAG_ETHER | FLAG_FRAMING_AX,
1867	.rx_fixup = ax88179_rx_fixup,
1868	.tx_fixup = ax88179_tx_fixup,
1869};
1870
1871static const struct usb_device_id products[] = {
1872{
1873	/* ASIX AX88179 10/100/1000 */
1874	USB_DEVICE_AND_INTERFACE_INFO(0x0b95, 0x1790, 0xff, 0xff, 0),
1875	.driver_info = (unsigned long)&ax88179_info,
1876}, {
1877	/* ASIX AX88178A 10/100/1000 */
1878	USB_DEVICE_AND_INTERFACE_INFO(0x0b95, 0x178a, 0xff, 0xff, 0),
1879	.driver_info = (unsigned long)&ax88178a_info,
1880}, {
1881	/* Cypress GX3 SuperSpeed to Gigabit Ethernet Bridge Controller */
1882	USB_DEVICE_AND_INTERFACE_INFO(0x04b4, 0x3610, 0xff, 0xff, 0),
1883	.driver_info = (unsigned long)&cypress_GX3_info,
1884}, {
1885	/* D-Link DUB-1312 USB 3.0 to Gigabit Ethernet Adapter */
1886	USB_DEVICE_AND_INTERFACE_INFO(0x2001, 0x4a00, 0xff, 0xff, 0),
1887	.driver_info = (unsigned long)&dlink_dub1312_info,
1888}, {
1889	/* Sitecom USB 3.0 to Gigabit Adapter */
1890	USB_DEVICE_AND_INTERFACE_INFO(0x0df6, 0x0072, 0xff, 0xff, 0),
1891	.driver_info = (unsigned long)&sitecom_info,
1892}, {
1893	/* Samsung USB Ethernet Adapter */
1894	USB_DEVICE_AND_INTERFACE_INFO(0x04e8, 0xa100, 0xff, 0xff, 0),
1895	.driver_info = (unsigned long)&samsung_info,
1896}, {
1897	/* Lenovo OneLinkDock Gigabit LAN */
1898	USB_DEVICE_AND_INTERFACE_INFO(0x17ef, 0x304b, 0xff, 0xff, 0),
1899	.driver_info = (unsigned long)&lenovo_info,
1900}, {
1901	/* Belkin B2B128 USB 3.0 Hub + Gigabit Ethernet Adapter */
1902	USB_DEVICE_AND_INTERFACE_INFO(0x050d, 0x0128, 0xff, 0xff, 0),
1903	.driver_info = (unsigned long)&belkin_info,
1904}, {
1905	/* Toshiba USB 3.0 GBit Ethernet Adapter */
1906	USB_DEVICE_AND_INTERFACE_INFO(0x0930, 0x0a13, 0xff, 0xff, 0),
1907	.driver_info = (unsigned long)&toshiba_info,
1908}, {
1909	/* Magic Control Technology U3-A9003 USB 3.0 Gigabit Ethernet Adapter */
1910	USB_DEVICE_AND_INTERFACE_INFO(0x0711, 0x0179, 0xff, 0xff, 0),
1911	.driver_info = (unsigned long)&mct_info,
1912}, {
1913	/* Allied Telesis AT-UMC2000 USB 3.0/USB 3.1 Gen 1 to Gigabit Ethernet Adapter */
1914	USB_DEVICE_AND_INTERFACE_INFO(0x07c9, 0x000e, 0xff, 0xff, 0),
1915	.driver_info = (unsigned long)&at_umc2000_info,
1916}, {
1917	/* Allied Telesis AT-UMC200 USB 3.0/USB 3.1 Gen 1 to Fast Ethernet Adapter */
1918	USB_DEVICE_AND_INTERFACE_INFO(0x07c9, 0x000f, 0xff, 0xff, 0),
1919	.driver_info = (unsigned long)&at_umc200_info,
1920}, {
1921	/* Allied Telesis AT-UMC2000/SP USB 3.0/USB 3.1 Gen 1 to Gigabit Ethernet Adapter */
1922	USB_DEVICE_AND_INTERFACE_INFO(0x07c9, 0x0010, 0xff, 0xff, 0),
1923	.driver_info = (unsigned long)&at_umc2000sp_info,
1924},
1925	{ },
1926};
1927MODULE_DEVICE_TABLE(usb, products);
1928
1929static struct usb_driver ax88179_178a_driver = {
1930	.name =		"ax88179_178a",
1931	.id_table =	products,
1932	.probe =	usbnet_probe,
1933	.suspend =	ax88179_suspend,
1934	.resume =	ax88179_resume,
1935	.reset_resume =	ax88179_resume,
1936	.disconnect =	ax88179_disconnect,
1937	.supports_autosuspend = 1,
1938	.disable_hub_initiated_lpm = 1,
1939};
1940
1941module_usb_driver(ax88179_178a_driver);
1942
1943MODULE_DESCRIPTION("ASIX AX88179/178A based USB 3.0/2.0 Gigabit Ethernet Devices");
1944MODULE_LICENSE("GPL");
v6.2
   1// SPDX-License-Identifier: GPL-2.0-or-later
   2/*
   3 * ASIX AX88179/178A USB 3.0/2.0 to Gigabit Ethernet Devices
   4 *
   5 * Copyright (C) 2011-2013 ASIX
   6 */
   7
   8#include <linux/module.h>
   9#include <linux/etherdevice.h>
  10#include <linux/mii.h>
  11#include <linux/usb.h>
  12#include <linux/crc32.h>
  13#include <linux/usb/usbnet.h>
  14#include <uapi/linux/mdio.h>
  15#include <linux/mdio.h>
  16
  17#define AX88179_PHY_ID				0x03
  18#define AX_EEPROM_LEN				0x100
  19#define AX88179_EEPROM_MAGIC			0x17900b95
  20#define AX_MCAST_FLTSIZE			8
  21#define AX_MAX_MCAST				64
  22#define AX_INT_PPLS_LINK			((u32)BIT(16))
  23#define AX_RXHDR_L4_TYPE_MASK			0x1c
  24#define AX_RXHDR_L4_TYPE_UDP			4
  25#define AX_RXHDR_L4_TYPE_TCP			16
  26#define AX_RXHDR_L3CSUM_ERR			2
  27#define AX_RXHDR_L4CSUM_ERR			1
  28#define AX_RXHDR_CRC_ERR			((u32)BIT(29))
  29#define AX_RXHDR_DROP_ERR			((u32)BIT(31))
  30#define AX_ACCESS_MAC				0x01
  31#define AX_ACCESS_PHY				0x02
  32#define AX_ACCESS_EEPROM			0x04
  33#define AX_ACCESS_EFUS				0x05
  34#define AX_RELOAD_EEPROM_EFUSE			0x06
  35#define AX_PAUSE_WATERLVL_HIGH			0x54
  36#define AX_PAUSE_WATERLVL_LOW			0x55
  37
  38#define PHYSICAL_LINK_STATUS			0x02
  39	#define	AX_USB_SS		0x04
  40	#define	AX_USB_HS		0x02
  41
  42#define GENERAL_STATUS				0x03
  43/* Check AX88179 version. UA1:Bit2 = 0,  UA2:Bit2 = 1 */
  44	#define	AX_SECLD		0x04
  45
  46#define AX_SROM_ADDR				0x07
  47#define AX_SROM_CMD				0x0a
  48	#define EEP_RD			0x04
  49	#define EEP_BUSY		0x10
  50
  51#define AX_SROM_DATA_LOW			0x08
  52#define AX_SROM_DATA_HIGH			0x09
  53
  54#define AX_RX_CTL				0x0b
  55	#define AX_RX_CTL_DROPCRCERR	0x0100
  56	#define AX_RX_CTL_IPE		0x0200
  57	#define AX_RX_CTL_START		0x0080
  58	#define AX_RX_CTL_AP		0x0020
  59	#define AX_RX_CTL_AM		0x0010
  60	#define AX_RX_CTL_AB		0x0008
  61	#define AX_RX_CTL_AMALL		0x0002
  62	#define AX_RX_CTL_PRO		0x0001
  63	#define AX_RX_CTL_STOP		0x0000
  64
  65#define AX_NODE_ID				0x10
  66#define AX_MULFLTARY				0x16
  67
  68#define AX_MEDIUM_STATUS_MODE			0x22
  69	#define AX_MEDIUM_GIGAMODE	0x01
  70	#define AX_MEDIUM_FULL_DUPLEX	0x02
  71	#define AX_MEDIUM_EN_125MHZ	0x08
  72	#define AX_MEDIUM_RXFLOW_CTRLEN	0x10
  73	#define AX_MEDIUM_TXFLOW_CTRLEN	0x20
  74	#define AX_MEDIUM_RECEIVE_EN	0x100
  75	#define AX_MEDIUM_PS		0x200
  76	#define AX_MEDIUM_JUMBO_EN	0x8040
  77
  78#define AX_MONITOR_MOD				0x24
  79	#define AX_MONITOR_MODE_RWLC	0x02
  80	#define AX_MONITOR_MODE_RWMP	0x04
  81	#define AX_MONITOR_MODE_PMEPOL	0x20
  82	#define AX_MONITOR_MODE_PMETYPE	0x40
  83
  84#define AX_GPIO_CTRL				0x25
  85	#define AX_GPIO_CTRL_GPIO3EN	0x80
  86	#define AX_GPIO_CTRL_GPIO2EN	0x40
  87	#define AX_GPIO_CTRL_GPIO1EN	0x20
  88
  89#define AX_PHYPWR_RSTCTL			0x26
  90	#define AX_PHYPWR_RSTCTL_BZ	0x0010
  91	#define AX_PHYPWR_RSTCTL_IPRL	0x0020
  92	#define AX_PHYPWR_RSTCTL_AT	0x1000
  93
  94#define AX_RX_BULKIN_QCTRL			0x2e
  95#define AX_CLK_SELECT				0x33
  96	#define AX_CLK_SELECT_BCS	0x01
  97	#define AX_CLK_SELECT_ACS	0x02
  98	#define AX_CLK_SELECT_ULR	0x08
  99
 100#define AX_RXCOE_CTL				0x34
 101	#define AX_RXCOE_IP		0x01
 102	#define AX_RXCOE_TCP		0x02
 103	#define AX_RXCOE_UDP		0x04
 104	#define AX_RXCOE_TCPV6		0x20
 105	#define AX_RXCOE_UDPV6		0x40
 106
 107#define AX_TXCOE_CTL				0x35
 108	#define AX_TXCOE_IP		0x01
 109	#define AX_TXCOE_TCP		0x02
 110	#define AX_TXCOE_UDP		0x04
 111	#define AX_TXCOE_TCPV6		0x20
 112	#define AX_TXCOE_UDPV6		0x40
 113
 114#define AX_LEDCTRL				0x73
 115
 116#define GMII_PHY_PHYSR				0x11
 117	#define GMII_PHY_PHYSR_SMASK	0xc000
 118	#define GMII_PHY_PHYSR_GIGA	0x8000
 119	#define GMII_PHY_PHYSR_100	0x4000
 120	#define GMII_PHY_PHYSR_FULL	0x2000
 121	#define GMII_PHY_PHYSR_LINK	0x400
 122
 123#define GMII_LED_ACT				0x1a
 124	#define	GMII_LED_ACTIVE_MASK	0xff8f
 125	#define	GMII_LED0_ACTIVE	BIT(4)
 126	#define	GMII_LED1_ACTIVE	BIT(5)
 127	#define	GMII_LED2_ACTIVE	BIT(6)
 128
 129#define GMII_LED_LINK				0x1c
 130	#define	GMII_LED_LINK_MASK	0xf888
 131	#define	GMII_LED0_LINK_10	BIT(0)
 132	#define	GMII_LED0_LINK_100	BIT(1)
 133	#define	GMII_LED0_LINK_1000	BIT(2)
 134	#define	GMII_LED1_LINK_10	BIT(4)
 135	#define	GMII_LED1_LINK_100	BIT(5)
 136	#define	GMII_LED1_LINK_1000	BIT(6)
 137	#define	GMII_LED2_LINK_10	BIT(8)
 138	#define	GMII_LED2_LINK_100	BIT(9)
 139	#define	GMII_LED2_LINK_1000	BIT(10)
 140	#define	LED0_ACTIVE		BIT(0)
 141	#define	LED0_LINK_10		BIT(1)
 142	#define	LED0_LINK_100		BIT(2)
 143	#define	LED0_LINK_1000		BIT(3)
 144	#define	LED0_FD			BIT(4)
 145	#define	LED0_USB3_MASK		0x001f
 146	#define	LED1_ACTIVE		BIT(5)
 147	#define	LED1_LINK_10		BIT(6)
 148	#define	LED1_LINK_100		BIT(7)
 149	#define	LED1_LINK_1000		BIT(8)
 150	#define	LED1_FD			BIT(9)
 151	#define	LED1_USB3_MASK		0x03e0
 152	#define	LED2_ACTIVE		BIT(10)
 153	#define	LED2_LINK_1000		BIT(13)
 154	#define	LED2_LINK_100		BIT(12)
 155	#define	LED2_LINK_10		BIT(11)
 156	#define	LED2_FD			BIT(14)
 157	#define	LED_VALID		BIT(15)
 158	#define	LED2_USB3_MASK		0x7c00
 159
 160#define GMII_PHYPAGE				0x1e
 161#define GMII_PHY_PAGE_SELECT			0x1f
 162	#define GMII_PHY_PGSEL_EXT	0x0007
 163	#define GMII_PHY_PGSEL_PAGE0	0x0000
 164	#define GMII_PHY_PGSEL_PAGE3	0x0003
 165	#define GMII_PHY_PGSEL_PAGE5	0x0005
 166
 167static int ax88179_reset(struct usbnet *dev);
 168
 169struct ax88179_data {
 170	u8  eee_enabled;
 171	u8  eee_active;
 172	u16 rxctl;
 173	u8 in_pm;
 174	u32 wol_supported;
 175	u32 wolopts;
 
 
 176};
 177
 178struct ax88179_int_data {
 179	__le32 intdata1;
 180	__le32 intdata2;
 181};
 182
 183static const struct {
 184	unsigned char ctrl, timer_l, timer_h, size, ifg;
 185} AX88179_BULKIN_SIZE[] =	{
 186	{7, 0x4f, 0,	0x12, 0xff},
 187	{7, 0x20, 3,	0x16, 0xff},
 188	{7, 0xae, 7,	0x18, 0xff},
 189	{7, 0xcc, 0x4c, 0x18, 8},
 190};
 191
 192static void ax88179_set_pm_mode(struct usbnet *dev, bool pm_mode)
 193{
 194	struct ax88179_data *ax179_data = dev->driver_priv;
 195
 196	ax179_data->in_pm = pm_mode;
 197}
 198
 199static int ax88179_in_pm(struct usbnet *dev)
 200{
 201	struct ax88179_data *ax179_data = dev->driver_priv;
 202
 203	return ax179_data->in_pm;
 204}
 205
 206static int __ax88179_read_cmd(struct usbnet *dev, u8 cmd, u16 value, u16 index,
 207			      u16 size, void *data)
 208{
 209	int ret;
 210	int (*fn)(struct usbnet *, u8, u8, u16, u16, void *, u16);
 
 211
 212	BUG_ON(!dev);
 213
 214	if (!ax88179_in_pm(dev))
 215		fn = usbnet_read_cmd;
 216	else
 217		fn = usbnet_read_cmd_nopm;
 218
 219	ret = fn(dev, cmd, USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
 220		 value, index, data, size);
 221
 222	if (unlikely(ret < 0))
 223		netdev_warn(dev->net, "Failed to read reg index 0x%04x: %d\n",
 224			    index, ret);
 225
 226	return ret;
 227}
 228
 229static int __ax88179_write_cmd(struct usbnet *dev, u8 cmd, u16 value, u16 index,
 230			       u16 size, const void *data)
 231{
 232	int ret;
 233	int (*fn)(struct usbnet *, u8, u8, u16, u16, const void *, u16);
 
 234
 235	BUG_ON(!dev);
 236
 237	if (!ax88179_in_pm(dev))
 238		fn = usbnet_write_cmd;
 239	else
 240		fn = usbnet_write_cmd_nopm;
 241
 242	ret = fn(dev, cmd, USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
 243		 value, index, data, size);
 244
 245	if (unlikely(ret < 0))
 246		netdev_warn(dev->net, "Failed to write reg index 0x%04x: %d\n",
 247			    index, ret);
 248
 249	return ret;
 250}
 251
 252static void ax88179_write_cmd_async(struct usbnet *dev, u8 cmd, u16 value,
 253				    u16 index, u16 size, void *data)
 254{
 255	u16 buf;
 256
 257	if (2 == size) {
 258		buf = *((u16 *)data);
 259		cpu_to_le16s(&buf);
 260		usbnet_write_cmd_async(dev, cmd, USB_DIR_OUT | USB_TYPE_VENDOR |
 261				       USB_RECIP_DEVICE, value, index, &buf,
 262				       size);
 263	} else {
 264		usbnet_write_cmd_async(dev, cmd, USB_DIR_OUT | USB_TYPE_VENDOR |
 265				       USB_RECIP_DEVICE, value, index, data,
 266				       size);
 267	}
 268}
 269
 270static int ax88179_read_cmd(struct usbnet *dev, u8 cmd, u16 value, u16 index,
 271			    u16 size, void *data)
 272{
 273	int ret;
 274
 275	if (2 == size) {
 276		u16 buf = 0;
 277		ret = __ax88179_read_cmd(dev, cmd, value, index, size, &buf);
 278		le16_to_cpus(&buf);
 279		*((u16 *)data) = buf;
 280	} else if (4 == size) {
 281		u32 buf = 0;
 282		ret = __ax88179_read_cmd(dev, cmd, value, index, size, &buf);
 283		le32_to_cpus(&buf);
 284		*((u32 *)data) = buf;
 285	} else {
 286		ret = __ax88179_read_cmd(dev, cmd, value, index, size, data);
 287	}
 288
 289	return ret;
 290}
 291
 292static int ax88179_write_cmd(struct usbnet *dev, u8 cmd, u16 value, u16 index,
 293			     u16 size, const void *data)
 294{
 295	int ret;
 296
 297	if (2 == size) {
 298		u16 buf;
 299		buf = *((u16 *)data);
 300		cpu_to_le16s(&buf);
 301		ret = __ax88179_write_cmd(dev, cmd, value, index,
 302					  size, &buf);
 303	} else {
 304		ret = __ax88179_write_cmd(dev, cmd, value, index,
 305					  size, data);
 306	}
 307
 308	return ret;
 309}
 310
 311static void ax88179_status(struct usbnet *dev, struct urb *urb)
 312{
 313	struct ax88179_int_data *event;
 314	u32 link;
 315
 316	if (urb->actual_length < 8)
 317		return;
 318
 319	event = urb->transfer_buffer;
 320	le32_to_cpus((void *)&event->intdata1);
 321
 322	link = (((__force u32)event->intdata1) & AX_INT_PPLS_LINK) >> 16;
 323
 324	if (netif_carrier_ok(dev->net) != link) {
 325		usbnet_link_change(dev, link, 1);
 326		netdev_info(dev->net, "ax88179 - Link status is: %d\n", link);
 327	}
 328}
 329
 330static int ax88179_mdio_read(struct net_device *netdev, int phy_id, int loc)
 331{
 332	struct usbnet *dev = netdev_priv(netdev);
 333	u16 res;
 334
 335	ax88179_read_cmd(dev, AX_ACCESS_PHY, phy_id, (__u16)loc, 2, &res);
 336	return res;
 337}
 338
 339static void ax88179_mdio_write(struct net_device *netdev, int phy_id, int loc,
 340			       int val)
 341{
 342	struct usbnet *dev = netdev_priv(netdev);
 343	u16 res = (u16) val;
 344
 345	ax88179_write_cmd(dev, AX_ACCESS_PHY, phy_id, (__u16)loc, 2, &res);
 346}
 347
 348static inline int ax88179_phy_mmd_indirect(struct usbnet *dev, u16 prtad,
 349					   u16 devad)
 350{
 351	u16 tmp16;
 352	int ret;
 353
 354	tmp16 = devad;
 355	ret = ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 356				MII_MMD_CTRL, 2, &tmp16);
 357
 358	tmp16 = prtad;
 359	ret = ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 360				MII_MMD_DATA, 2, &tmp16);
 361
 362	tmp16 = devad | MII_MMD_CTRL_NOINCR;
 363	ret = ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 364				MII_MMD_CTRL, 2, &tmp16);
 365
 366	return ret;
 367}
 368
 369static int
 370ax88179_phy_read_mmd_indirect(struct usbnet *dev, u16 prtad, u16 devad)
 371{
 372	int ret;
 373	u16 tmp16;
 374
 375	ax88179_phy_mmd_indirect(dev, prtad, devad);
 376
 377	ret = ax88179_read_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 378			       MII_MMD_DATA, 2, &tmp16);
 379	if (ret < 0)
 380		return ret;
 381
 382	return tmp16;
 383}
 384
 385static int
 386ax88179_phy_write_mmd_indirect(struct usbnet *dev, u16 prtad, u16 devad,
 387			       u16 data)
 388{
 389	int ret;
 390
 391	ax88179_phy_mmd_indirect(dev, prtad, devad);
 392
 393	ret = ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 394				MII_MMD_DATA, 2, &data);
 395
 396	if (ret < 0)
 397		return ret;
 398
 399	return 0;
 400}
 401
 402static int ax88179_suspend(struct usb_interface *intf, pm_message_t message)
 403{
 404	struct usbnet *dev = usb_get_intfdata(intf);
 405	struct ax88179_data *priv = dev->driver_priv;
 406	u16 tmp16;
 407	u8 tmp8;
 408
 409	ax88179_set_pm_mode(dev, true);
 410
 411	usbnet_suspend(intf, message);
 412
 413	/* Enable WoL */
 414	if (priv->wolopts) {
 415		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MONITOR_MOD,
 416				 1, 1, &tmp8);
 417		if (priv->wolopts & WAKE_PHY)
 418			tmp8 |= AX_MONITOR_MODE_RWLC;
 419		if (priv->wolopts & WAKE_MAGIC)
 420			tmp8 |= AX_MONITOR_MODE_RWMP;
 421
 422		ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MONITOR_MOD,
 423				  1, 1, &tmp8);
 424	}
 425
 426	/* Disable RX path */
 427	ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
 428			 2, 2, &tmp16);
 429	tmp16 &= ~AX_MEDIUM_RECEIVE_EN;
 430	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
 431			  2, 2, &tmp16);
 432
 433	/* Force bulk-in zero length */
 434	ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL,
 435			 2, 2, &tmp16);
 436
 437	tmp16 |= AX_PHYPWR_RSTCTL_BZ | AX_PHYPWR_RSTCTL_IPRL;
 438	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL,
 439			  2, 2, &tmp16);
 440
 441	/* change clock */
 442	tmp8 = 0;
 443	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp8);
 444
 445	/* Configure RX control register => stop operation */
 446	tmp16 = AX_RX_CTL_STOP;
 447	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, &tmp16);
 448
 449	ax88179_set_pm_mode(dev, false);
 450
 451	return 0;
 452}
 453
 454/* This function is used to enable the autodetach function. */
 455/* This function is determined by offset 0x43 of EEPROM */
 456static int ax88179_auto_detach(struct usbnet *dev)
 457{
 458	u16 tmp16;
 459	u8 tmp8;
 460
 461	if (ax88179_read_cmd(dev, AX_ACCESS_EEPROM, 0x43, 1, 2, &tmp16) < 0)
 462		return 0;
 463
 464	if ((tmp16 == 0xFFFF) || (!(tmp16 & 0x0100)))
 465		return 0;
 466
 467	/* Enable Auto Detach bit */
 468	tmp8 = 0;
 469	ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp8);
 470	tmp8 |= AX_CLK_SELECT_ULR;
 471	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp8);
 472
 473	ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, &tmp16);
 474	tmp16 |= AX_PHYPWR_RSTCTL_AT;
 475	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, &tmp16);
 476
 477	return 0;
 478}
 479
 480static int ax88179_resume(struct usb_interface *intf)
 481{
 482	struct usbnet *dev = usb_get_intfdata(intf);
 483
 484	ax88179_set_pm_mode(dev, true);
 485
 486	usbnet_link_change(dev, 0, 0);
 487
 488	ax88179_reset(dev);
 489
 490	ax88179_set_pm_mode(dev, false);
 491
 492	return usbnet_resume(intf);
 493}
 494
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 495static void
 496ax88179_get_wol(struct net_device *net, struct ethtool_wolinfo *wolinfo)
 497{
 498	struct usbnet *dev = netdev_priv(net);
 499	struct ax88179_data *priv = dev->driver_priv;
 500
 501	wolinfo->supported = priv->wol_supported;
 502	wolinfo->wolopts = priv->wolopts;
 503}
 504
 505static int
 506ax88179_set_wol(struct net_device *net, struct ethtool_wolinfo *wolinfo)
 507{
 508	struct usbnet *dev = netdev_priv(net);
 509	struct ax88179_data *priv = dev->driver_priv;
 510
 511	if (wolinfo->wolopts & ~(priv->wol_supported))
 512		return -EINVAL;
 513
 514	priv->wolopts = wolinfo->wolopts;
 515
 516	return 0;
 517}
 518
 519static int ax88179_get_eeprom_len(struct net_device *net)
 520{
 521	return AX_EEPROM_LEN;
 522}
 523
 524static int
 525ax88179_get_eeprom(struct net_device *net, struct ethtool_eeprom *eeprom,
 526		   u8 *data)
 527{
 528	struct usbnet *dev = netdev_priv(net);
 529	u16 *eeprom_buff;
 530	int first_word, last_word;
 531	int i, ret;
 532
 533	if (eeprom->len == 0)
 534		return -EINVAL;
 535
 536	eeprom->magic = AX88179_EEPROM_MAGIC;
 537
 538	first_word = eeprom->offset >> 1;
 539	last_word = (eeprom->offset + eeprom->len - 1) >> 1;
 540	eeprom_buff = kmalloc_array(last_word - first_word + 1, sizeof(u16),
 541				    GFP_KERNEL);
 542	if (!eeprom_buff)
 543		return -ENOMEM;
 544
 545	/* ax88179/178A returns 2 bytes from eeprom on read */
 546	for (i = first_word; i <= last_word; i++) {
 547		ret = __ax88179_read_cmd(dev, AX_ACCESS_EEPROM, i, 1, 2,
 548					 &eeprom_buff[i - first_word]);
 549		if (ret < 0) {
 550			kfree(eeprom_buff);
 551			return -EIO;
 552		}
 553	}
 554
 555	memcpy(data, (u8 *)eeprom_buff + (eeprom->offset & 1), eeprom->len);
 556	kfree(eeprom_buff);
 557	return 0;
 558}
 559
 560static int
 561ax88179_set_eeprom(struct net_device *net, struct ethtool_eeprom *eeprom,
 562		   u8 *data)
 563{
 564	struct usbnet *dev = netdev_priv(net);
 565	u16 *eeprom_buff;
 566	int first_word;
 567	int last_word;
 568	int ret;
 569	int i;
 570
 571	netdev_dbg(net, "write EEPROM len %d, offset %d, magic 0x%x\n",
 572		   eeprom->len, eeprom->offset, eeprom->magic);
 573
 574	if (eeprom->len == 0)
 575		return -EINVAL;
 576
 577	if (eeprom->magic != AX88179_EEPROM_MAGIC)
 578		return -EINVAL;
 579
 580	first_word = eeprom->offset >> 1;
 581	last_word = (eeprom->offset + eeprom->len - 1) >> 1;
 582
 583	eeprom_buff = kmalloc_array(last_word - first_word + 1, sizeof(u16),
 584				    GFP_KERNEL);
 585	if (!eeprom_buff)
 586		return -ENOMEM;
 587
 588	/* align data to 16 bit boundaries, read the missing data from
 589	   the EEPROM */
 590	if (eeprom->offset & 1) {
 591		ret = ax88179_read_cmd(dev, AX_ACCESS_EEPROM, first_word, 1, 2,
 592				       &eeprom_buff[0]);
 593		if (ret < 0) {
 594			netdev_err(net, "Failed to read EEPROM at offset 0x%02x.\n", first_word);
 595			goto free;
 596		}
 597	}
 598
 599	if ((eeprom->offset + eeprom->len) & 1) {
 600		ret = ax88179_read_cmd(dev, AX_ACCESS_EEPROM, last_word, 1, 2,
 601				       &eeprom_buff[last_word - first_word]);
 602		if (ret < 0) {
 603			netdev_err(net, "Failed to read EEPROM at offset 0x%02x.\n", last_word);
 604			goto free;
 605		}
 606	}
 607
 608	memcpy((u8 *)eeprom_buff + (eeprom->offset & 1), data, eeprom->len);
 609
 610	for (i = first_word; i <= last_word; i++) {
 611		netdev_dbg(net, "write to EEPROM at offset 0x%02x, data 0x%04x\n",
 612			   i, eeprom_buff[i - first_word]);
 613		ret = ax88179_write_cmd(dev, AX_ACCESS_EEPROM, i, 1, 2,
 614					&eeprom_buff[i - first_word]);
 615		if (ret < 0) {
 616			netdev_err(net, "Failed to write EEPROM at offset 0x%02x.\n", i);
 617			goto free;
 618		}
 619		msleep(20);
 620	}
 621
 622	/* reload EEPROM data */
 623	ret = ax88179_write_cmd(dev, AX_RELOAD_EEPROM_EFUSE, 0x0000, 0, 0, NULL);
 624	if (ret < 0) {
 625		netdev_err(net, "Failed to reload EEPROM data\n");
 626		goto free;
 627	}
 628
 629	ret = 0;
 630free:
 631	kfree(eeprom_buff);
 632	return ret;
 633}
 634
 635static int ax88179_get_link_ksettings(struct net_device *net,
 636				      struct ethtool_link_ksettings *cmd)
 637{
 638	struct usbnet *dev = netdev_priv(net);
 639
 640	mii_ethtool_get_link_ksettings(&dev->mii, cmd);
 641
 642	return 0;
 643}
 644
 645static int ax88179_set_link_ksettings(struct net_device *net,
 646				      const struct ethtool_link_ksettings *cmd)
 647{
 648	struct usbnet *dev = netdev_priv(net);
 649	return mii_ethtool_set_link_ksettings(&dev->mii, cmd);
 650}
 651
 652static int
 653ax88179_ethtool_get_eee(struct usbnet *dev, struct ethtool_eee *data)
 654{
 655	int val;
 656
 657	/* Get Supported EEE */
 658	val = ax88179_phy_read_mmd_indirect(dev, MDIO_PCS_EEE_ABLE,
 659					    MDIO_MMD_PCS);
 660	if (val < 0)
 661		return val;
 662	data->supported = mmd_eee_cap_to_ethtool_sup_t(val);
 663
 664	/* Get advertisement EEE */
 665	val = ax88179_phy_read_mmd_indirect(dev, MDIO_AN_EEE_ADV,
 666					    MDIO_MMD_AN);
 667	if (val < 0)
 668		return val;
 669	data->advertised = mmd_eee_adv_to_ethtool_adv_t(val);
 670
 671	/* Get LP advertisement EEE */
 672	val = ax88179_phy_read_mmd_indirect(dev, MDIO_AN_EEE_LPABLE,
 673					    MDIO_MMD_AN);
 674	if (val < 0)
 675		return val;
 676	data->lp_advertised = mmd_eee_adv_to_ethtool_adv_t(val);
 677
 678	return 0;
 679}
 680
 681static int
 682ax88179_ethtool_set_eee(struct usbnet *dev, struct ethtool_eee *data)
 683{
 684	u16 tmp16 = ethtool_adv_to_mmd_eee_adv_t(data->advertised);
 685
 686	return ax88179_phy_write_mmd_indirect(dev, MDIO_AN_EEE_ADV,
 687					      MDIO_MMD_AN, tmp16);
 688}
 689
 690static int ax88179_chk_eee(struct usbnet *dev)
 691{
 692	struct ethtool_cmd ecmd = { .cmd = ETHTOOL_GSET };
 693	struct ax88179_data *priv = dev->driver_priv;
 694
 695	mii_ethtool_gset(&dev->mii, &ecmd);
 696
 697	if (ecmd.duplex & DUPLEX_FULL) {
 698		int eee_lp, eee_cap, eee_adv;
 699		u32 lp, cap, adv, supported = 0;
 700
 701		eee_cap = ax88179_phy_read_mmd_indirect(dev,
 702							MDIO_PCS_EEE_ABLE,
 703							MDIO_MMD_PCS);
 704		if (eee_cap < 0) {
 705			priv->eee_active = 0;
 706			return false;
 707		}
 708
 709		cap = mmd_eee_cap_to_ethtool_sup_t(eee_cap);
 710		if (!cap) {
 711			priv->eee_active = 0;
 712			return false;
 713		}
 714
 715		eee_lp = ax88179_phy_read_mmd_indirect(dev,
 716						       MDIO_AN_EEE_LPABLE,
 717						       MDIO_MMD_AN);
 718		if (eee_lp < 0) {
 719			priv->eee_active = 0;
 720			return false;
 721		}
 722
 723		eee_adv = ax88179_phy_read_mmd_indirect(dev,
 724							MDIO_AN_EEE_ADV,
 725							MDIO_MMD_AN);
 726
 727		if (eee_adv < 0) {
 728			priv->eee_active = 0;
 729			return false;
 730		}
 731
 732		adv = mmd_eee_adv_to_ethtool_adv_t(eee_adv);
 733		lp = mmd_eee_adv_to_ethtool_adv_t(eee_lp);
 734		supported = (ecmd.speed == SPEED_1000) ?
 735			     SUPPORTED_1000baseT_Full :
 736			     SUPPORTED_100baseT_Full;
 737
 738		if (!(lp & adv & supported)) {
 739			priv->eee_active = 0;
 740			return false;
 741		}
 742
 743		priv->eee_active = 1;
 744		return true;
 745	}
 746
 747	priv->eee_active = 0;
 748	return false;
 749}
 750
 751static void ax88179_disable_eee(struct usbnet *dev)
 752{
 753	u16 tmp16;
 754
 755	tmp16 = GMII_PHY_PGSEL_PAGE3;
 756	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 757			  GMII_PHY_PAGE_SELECT, 2, &tmp16);
 758
 759	tmp16 = 0x3246;
 760	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 761			  MII_PHYADDR, 2, &tmp16);
 762
 763	tmp16 = GMII_PHY_PGSEL_PAGE0;
 764	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 765			  GMII_PHY_PAGE_SELECT, 2, &tmp16);
 766}
 767
 768static void ax88179_enable_eee(struct usbnet *dev)
 769{
 770	u16 tmp16;
 771
 772	tmp16 = GMII_PHY_PGSEL_PAGE3;
 773	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 774			  GMII_PHY_PAGE_SELECT, 2, &tmp16);
 775
 776	tmp16 = 0x3247;
 777	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 778			  MII_PHYADDR, 2, &tmp16);
 779
 780	tmp16 = GMII_PHY_PGSEL_PAGE5;
 781	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 782			  GMII_PHY_PAGE_SELECT, 2, &tmp16);
 783
 784	tmp16 = 0x0680;
 785	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 786			  MII_BMSR, 2, &tmp16);
 787
 788	tmp16 = GMII_PHY_PGSEL_PAGE0;
 789	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
 790			  GMII_PHY_PAGE_SELECT, 2, &tmp16);
 791}
 792
 793static int ax88179_get_eee(struct net_device *net, struct ethtool_eee *edata)
 794{
 795	struct usbnet *dev = netdev_priv(net);
 796	struct ax88179_data *priv = dev->driver_priv;
 797
 798	edata->eee_enabled = priv->eee_enabled;
 799	edata->eee_active = priv->eee_active;
 800
 801	return ax88179_ethtool_get_eee(dev, edata);
 802}
 803
 804static int ax88179_set_eee(struct net_device *net, struct ethtool_eee *edata)
 805{
 806	struct usbnet *dev = netdev_priv(net);
 807	struct ax88179_data *priv = dev->driver_priv;
 808	int ret;
 809
 810	priv->eee_enabled = edata->eee_enabled;
 811	if (!priv->eee_enabled) {
 812		ax88179_disable_eee(dev);
 813	} else {
 814		priv->eee_enabled = ax88179_chk_eee(dev);
 815		if (!priv->eee_enabled)
 816			return -EOPNOTSUPP;
 817
 818		ax88179_enable_eee(dev);
 819	}
 820
 821	ret = ax88179_ethtool_set_eee(dev, edata);
 822	if (ret)
 823		return ret;
 824
 825	mii_nway_restart(&dev->mii);
 826
 827	usbnet_link_change(dev, 0, 0);
 828
 829	return ret;
 830}
 831
 832static int ax88179_ioctl(struct net_device *net, struct ifreq *rq, int cmd)
 833{
 834	struct usbnet *dev = netdev_priv(net);
 835	return generic_mii_ioctl(&dev->mii, if_mii(rq), cmd, NULL);
 836}
 837
 838static const struct ethtool_ops ax88179_ethtool_ops = {
 839	.get_link		= ethtool_op_get_link,
 840	.get_msglevel		= usbnet_get_msglevel,
 841	.set_msglevel		= usbnet_set_msglevel,
 842	.get_wol		= ax88179_get_wol,
 843	.set_wol		= ax88179_set_wol,
 844	.get_eeprom_len		= ax88179_get_eeprom_len,
 845	.get_eeprom		= ax88179_get_eeprom,
 846	.set_eeprom		= ax88179_set_eeprom,
 847	.get_eee		= ax88179_get_eee,
 848	.set_eee		= ax88179_set_eee,
 849	.nway_reset		= usbnet_nway_reset,
 850	.get_link_ksettings	= ax88179_get_link_ksettings,
 851	.set_link_ksettings	= ax88179_set_link_ksettings,
 852	.get_ts_info		= ethtool_op_get_ts_info,
 853};
 854
 855static void ax88179_set_multicast(struct net_device *net)
 856{
 857	struct usbnet *dev = netdev_priv(net);
 858	struct ax88179_data *data = dev->driver_priv;
 859	u8 *m_filter = ((u8 *)dev->data);
 860
 861	data->rxctl = (AX_RX_CTL_START | AX_RX_CTL_AB | AX_RX_CTL_IPE);
 862
 863	if (net->flags & IFF_PROMISC) {
 864		data->rxctl |= AX_RX_CTL_PRO;
 865	} else if (net->flags & IFF_ALLMULTI ||
 866		   netdev_mc_count(net) > AX_MAX_MCAST) {
 867		data->rxctl |= AX_RX_CTL_AMALL;
 868	} else if (netdev_mc_empty(net)) {
 869		/* just broadcast and directed */
 870	} else {
 871		/* We use dev->data for our 8 byte filter buffer
 872		 * to avoid allocating memory that is tricky to free later
 873		 */
 874		u32 crc_bits;
 875		struct netdev_hw_addr *ha;
 876
 877		memset(m_filter, 0, AX_MCAST_FLTSIZE);
 878
 879		netdev_for_each_mc_addr(ha, net) {
 880			crc_bits = ether_crc(ETH_ALEN, ha->addr) >> 26;
 881			*(m_filter + (crc_bits >> 3)) |= (1 << (crc_bits & 7));
 882		}
 883
 884		ax88179_write_cmd_async(dev, AX_ACCESS_MAC, AX_MULFLTARY,
 885					AX_MCAST_FLTSIZE, AX_MCAST_FLTSIZE,
 886					m_filter);
 887
 888		data->rxctl |= AX_RX_CTL_AM;
 889	}
 890
 891	ax88179_write_cmd_async(dev, AX_ACCESS_MAC, AX_RX_CTL,
 892				2, 2, &data->rxctl);
 893}
 894
 895static int
 896ax88179_set_features(struct net_device *net, netdev_features_t features)
 897{
 898	u8 tmp;
 899	struct usbnet *dev = netdev_priv(net);
 900	netdev_features_t changed = net->features ^ features;
 901
 902	if (changed & NETIF_F_IP_CSUM) {
 903		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, &tmp);
 904		tmp ^= AX_TXCOE_TCP | AX_TXCOE_UDP;
 905		ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, &tmp);
 906	}
 907
 908	if (changed & NETIF_F_IPV6_CSUM) {
 909		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, &tmp);
 910		tmp ^= AX_TXCOE_TCPV6 | AX_TXCOE_UDPV6;
 911		ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, &tmp);
 912	}
 913
 914	if (changed & NETIF_F_RXCSUM) {
 915		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_RXCOE_CTL, 1, 1, &tmp);
 916		tmp ^= AX_RXCOE_IP | AX_RXCOE_TCP | AX_RXCOE_UDP |
 917		       AX_RXCOE_TCPV6 | AX_RXCOE_UDPV6;
 918		ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RXCOE_CTL, 1, 1, &tmp);
 919	}
 920
 921	return 0;
 922}
 923
 924static int ax88179_change_mtu(struct net_device *net, int new_mtu)
 925{
 926	struct usbnet *dev = netdev_priv(net);
 927	u16 tmp16;
 928
 929	net->mtu = new_mtu;
 930	dev->hard_mtu = net->mtu + net->hard_header_len;
 931
 932	if (net->mtu > 1500) {
 933		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
 934				 2, 2, &tmp16);
 935		tmp16 |= AX_MEDIUM_JUMBO_EN;
 936		ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
 937				  2, 2, &tmp16);
 938	} else {
 939		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
 940				 2, 2, &tmp16);
 941		tmp16 &= ~AX_MEDIUM_JUMBO_EN;
 942		ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
 943				  2, 2, &tmp16);
 944	}
 945
 946	/* max qlen depend on hard_mtu and rx_urb_size */
 947	usbnet_update_max_qlen(dev);
 948
 949	return 0;
 950}
 951
 952static int ax88179_set_mac_addr(struct net_device *net, void *p)
 953{
 954	struct usbnet *dev = netdev_priv(net);
 955	struct sockaddr *addr = p;
 956	int ret;
 957
 958	if (netif_running(net))
 959		return -EBUSY;
 960	if (!is_valid_ether_addr(addr->sa_data))
 961		return -EADDRNOTAVAIL;
 962
 963	eth_hw_addr_set(net, addr->sa_data);
 964
 965	/* Set the MAC address */
 966	ret = ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_NODE_ID, ETH_ALEN,
 967				 ETH_ALEN, net->dev_addr);
 968	if (ret < 0)
 969		return ret;
 970
 971	return 0;
 972}
 973
 974static const struct net_device_ops ax88179_netdev_ops = {
 975	.ndo_open		= usbnet_open,
 976	.ndo_stop		= usbnet_stop,
 977	.ndo_start_xmit		= usbnet_start_xmit,
 978	.ndo_tx_timeout		= usbnet_tx_timeout,
 979	.ndo_get_stats64	= dev_get_tstats64,
 980	.ndo_change_mtu		= ax88179_change_mtu,
 981	.ndo_set_mac_address	= ax88179_set_mac_addr,
 982	.ndo_validate_addr	= eth_validate_addr,
 983	.ndo_eth_ioctl		= ax88179_ioctl,
 984	.ndo_set_rx_mode	= ax88179_set_multicast,
 985	.ndo_set_features	= ax88179_set_features,
 986};
 987
 988static int ax88179_check_eeprom(struct usbnet *dev)
 989{
 990	u8 i, buf, eeprom[20];
 991	u16 csum, delay = HZ / 10;
 992	unsigned long jtimeout;
 993
 994	/* Read EEPROM content */
 995	for (i = 0; i < 6; i++) {
 996		buf = i;
 997		if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_SROM_ADDR,
 998				      1, 1, &buf) < 0)
 999			return -EINVAL;
1000
1001		buf = EEP_RD;
1002		if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_SROM_CMD,
1003				      1, 1, &buf) < 0)
1004			return -EINVAL;
1005
1006		jtimeout = jiffies + delay;
1007		do {
1008			ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_CMD,
1009					 1, 1, &buf);
1010
1011			if (time_after(jiffies, jtimeout))
1012				return -EINVAL;
1013
1014		} while (buf & EEP_BUSY);
1015
1016		__ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_DATA_LOW,
1017				   2, 2, &eeprom[i * 2]);
1018
1019		if ((i == 0) && (eeprom[0] == 0xFF))
1020			return -EINVAL;
1021	}
1022
1023	csum = eeprom[6] + eeprom[7] + eeprom[8] + eeprom[9];
1024	csum = (csum >> 8) + (csum & 0xff);
1025	if ((csum + eeprom[10]) != 0xff)
1026		return -EINVAL;
1027
1028	return 0;
1029}
1030
1031static int ax88179_check_efuse(struct usbnet *dev, u16 *ledmode)
1032{
1033	u8	i;
1034	u8	efuse[64];
1035	u16	csum = 0;
1036
1037	if (ax88179_read_cmd(dev, AX_ACCESS_EFUS, 0, 64, 64, efuse) < 0)
1038		return -EINVAL;
1039
1040	if (*efuse == 0xFF)
1041		return -EINVAL;
1042
1043	for (i = 0; i < 64; i++)
1044		csum = csum + efuse[i];
1045
1046	while (csum > 255)
1047		csum = (csum & 0x00FF) + ((csum >> 8) & 0x00FF);
1048
1049	if (csum != 0xFF)
1050		return -EINVAL;
1051
1052	*ledmode = (efuse[51] << 8) | efuse[52];
1053
1054	return 0;
1055}
1056
1057static int ax88179_convert_old_led(struct usbnet *dev, u16 *ledvalue)
1058{
1059	u16 led;
1060
1061	/* Loaded the old eFuse LED Mode */
1062	if (ax88179_read_cmd(dev, AX_ACCESS_EEPROM, 0x3C, 1, 2, &led) < 0)
1063		return -EINVAL;
1064
1065	led >>= 8;
1066	switch (led) {
1067	case 0xFF:
1068		led = LED0_ACTIVE | LED1_LINK_10 | LED1_LINK_100 |
1069		      LED1_LINK_1000 | LED2_ACTIVE | LED2_LINK_10 |
1070		      LED2_LINK_100 | LED2_LINK_1000 | LED_VALID;
1071		break;
1072	case 0xFE:
1073		led = LED0_ACTIVE | LED1_LINK_1000 | LED2_LINK_100 | LED_VALID;
1074		break;
1075	case 0xFD:
1076		led = LED0_ACTIVE | LED1_LINK_1000 | LED2_LINK_100 |
1077		      LED2_LINK_10 | LED_VALID;
1078		break;
1079	case 0xFC:
1080		led = LED0_ACTIVE | LED1_ACTIVE | LED1_LINK_1000 | LED2_ACTIVE |
1081		      LED2_LINK_100 | LED2_LINK_10 | LED_VALID;
1082		break;
1083	default:
1084		led = LED0_ACTIVE | LED1_LINK_10 | LED1_LINK_100 |
1085		      LED1_LINK_1000 | LED2_ACTIVE | LED2_LINK_10 |
1086		      LED2_LINK_100 | LED2_LINK_1000 | LED_VALID;
1087		break;
1088	}
1089
1090	*ledvalue = led;
1091
1092	return 0;
1093}
1094
1095static int ax88179_led_setting(struct usbnet *dev)
1096{
1097	u8 ledfd, value = 0;
1098	u16 tmp, ledact, ledlink, ledvalue = 0, delay = HZ / 10;
1099	unsigned long jtimeout;
1100
1101	/* Check AX88179 version. UA1 or UA2*/
1102	ax88179_read_cmd(dev, AX_ACCESS_MAC, GENERAL_STATUS, 1, 1, &value);
1103
1104	if (!(value & AX_SECLD)) {	/* UA1 */
1105		value = AX_GPIO_CTRL_GPIO3EN | AX_GPIO_CTRL_GPIO2EN |
1106			AX_GPIO_CTRL_GPIO1EN;
1107		if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_GPIO_CTRL,
1108				      1, 1, &value) < 0)
1109			return -EINVAL;
1110	}
1111
1112	/* Check EEPROM */
1113	if (!ax88179_check_eeprom(dev)) {
1114		value = 0x42;
1115		if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_SROM_ADDR,
1116				      1, 1, &value) < 0)
1117			return -EINVAL;
1118
1119		value = EEP_RD;
1120		if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_SROM_CMD,
1121				      1, 1, &value) < 0)
1122			return -EINVAL;
1123
1124		jtimeout = jiffies + delay;
1125		do {
1126			ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_CMD,
1127					 1, 1, &value);
1128
1129			if (time_after(jiffies, jtimeout))
1130				return -EINVAL;
1131
1132		} while (value & EEP_BUSY);
1133
1134		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_DATA_HIGH,
1135				 1, 1, &value);
1136		ledvalue = (value << 8);
1137
1138		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_DATA_LOW,
1139				 1, 1, &value);
1140		ledvalue |= value;
1141
1142		/* load internal ROM for defaule setting */
1143		if ((ledvalue == 0xFFFF) || ((ledvalue & LED_VALID) == 0))
1144			ax88179_convert_old_led(dev, &ledvalue);
1145
1146	} else if (!ax88179_check_efuse(dev, &ledvalue)) {
1147		if ((ledvalue == 0xFFFF) || ((ledvalue & LED_VALID) == 0))
1148			ax88179_convert_old_led(dev, &ledvalue);
1149	} else {
1150		ax88179_convert_old_led(dev, &ledvalue);
1151	}
1152
1153	tmp = GMII_PHY_PGSEL_EXT;
1154	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1155			  GMII_PHY_PAGE_SELECT, 2, &tmp);
1156
1157	tmp = 0x2c;
1158	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1159			  GMII_PHYPAGE, 2, &tmp);
1160
1161	ax88179_read_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1162			 GMII_LED_ACT, 2, &ledact);
1163
1164	ax88179_read_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1165			 GMII_LED_LINK, 2, &ledlink);
1166
1167	ledact &= GMII_LED_ACTIVE_MASK;
1168	ledlink &= GMII_LED_LINK_MASK;
1169
1170	if (ledvalue & LED0_ACTIVE)
1171		ledact |= GMII_LED0_ACTIVE;
1172
1173	if (ledvalue & LED1_ACTIVE)
1174		ledact |= GMII_LED1_ACTIVE;
1175
1176	if (ledvalue & LED2_ACTIVE)
1177		ledact |= GMII_LED2_ACTIVE;
1178
1179	if (ledvalue & LED0_LINK_10)
1180		ledlink |= GMII_LED0_LINK_10;
1181
1182	if (ledvalue & LED1_LINK_10)
1183		ledlink |= GMII_LED1_LINK_10;
1184
1185	if (ledvalue & LED2_LINK_10)
1186		ledlink |= GMII_LED2_LINK_10;
1187
1188	if (ledvalue & LED0_LINK_100)
1189		ledlink |= GMII_LED0_LINK_100;
1190
1191	if (ledvalue & LED1_LINK_100)
1192		ledlink |= GMII_LED1_LINK_100;
1193
1194	if (ledvalue & LED2_LINK_100)
1195		ledlink |= GMII_LED2_LINK_100;
1196
1197	if (ledvalue & LED0_LINK_1000)
1198		ledlink |= GMII_LED0_LINK_1000;
1199
1200	if (ledvalue & LED1_LINK_1000)
1201		ledlink |= GMII_LED1_LINK_1000;
1202
1203	if (ledvalue & LED2_LINK_1000)
1204		ledlink |= GMII_LED2_LINK_1000;
1205
1206	tmp = ledact;
1207	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1208			  GMII_LED_ACT, 2, &tmp);
1209
1210	tmp = ledlink;
1211	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1212			  GMII_LED_LINK, 2, &tmp);
1213
1214	tmp = GMII_PHY_PGSEL_PAGE0;
1215	ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1216			  GMII_PHY_PAGE_SELECT, 2, &tmp);
1217
1218	/* LED full duplex setting */
1219	ledfd = 0;
1220	if (ledvalue & LED0_FD)
1221		ledfd |= 0x01;
1222	else if ((ledvalue & LED0_USB3_MASK) == 0)
1223		ledfd |= 0x02;
1224
1225	if (ledvalue & LED1_FD)
1226		ledfd |= 0x04;
1227	else if ((ledvalue & LED1_USB3_MASK) == 0)
1228		ledfd |= 0x08;
1229
1230	if (ledvalue & LED2_FD)
1231		ledfd |= 0x10;
1232	else if ((ledvalue & LED2_USB3_MASK) == 0)
1233		ledfd |= 0x20;
1234
1235	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_LEDCTRL, 1, 1, &ledfd);
1236
1237	return 0;
1238}
1239
1240static void ax88179_get_mac_addr(struct usbnet *dev)
1241{
1242	u8 mac[ETH_ALEN];
1243
1244	memset(mac, 0, sizeof(mac));
1245
1246	/* Maybe the boot loader passed the MAC address via device tree */
1247	if (!eth_platform_get_mac_address(&dev->udev->dev, mac)) {
1248		netif_dbg(dev, ifup, dev->net,
1249			  "MAC address read from device tree");
1250	} else {
1251		ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_NODE_ID, ETH_ALEN,
1252				 ETH_ALEN, mac);
1253		netif_dbg(dev, ifup, dev->net,
1254			  "MAC address read from ASIX chip");
1255	}
1256
1257	if (is_valid_ether_addr(mac)) {
1258		eth_hw_addr_set(dev->net, mac);
 
 
1259	} else {
1260		netdev_info(dev->net, "invalid MAC address, using random\n");
1261		eth_hw_addr_random(dev->net);
1262	}
1263
1264	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_NODE_ID, ETH_ALEN, ETH_ALEN,
1265			  dev->net->dev_addr);
1266}
1267
1268static int ax88179_bind(struct usbnet *dev, struct usb_interface *intf)
1269{
1270	struct ax88179_data *ax179_data;
1271
1272	usbnet_get_endpoints(dev, intf);
1273
1274	ax179_data = kzalloc(sizeof(*ax179_data), GFP_KERNEL);
1275	if (!ax179_data)
1276		return -ENOMEM;
1277
1278	dev->driver_priv = ax179_data;
1279
1280	dev->net->netdev_ops = &ax88179_netdev_ops;
1281	dev->net->ethtool_ops = &ax88179_ethtool_ops;
1282	dev->net->needed_headroom = 8;
1283	dev->net->max_mtu = 4088;
1284
1285	/* Initialize MII structure */
1286	dev->mii.dev = dev->net;
1287	dev->mii.mdio_read = ax88179_mdio_read;
1288	dev->mii.mdio_write = ax88179_mdio_write;
1289	dev->mii.phy_id_mask = 0xff;
1290	dev->mii.reg_num_mask = 0xff;
1291	dev->mii.phy_id = 0x03;
1292	dev->mii.supports_gmii = 1;
1293
1294	dev->net->features |= NETIF_F_SG | NETIF_F_IP_CSUM |
1295			      NETIF_F_IPV6_CSUM | NETIF_F_RXCSUM | NETIF_F_TSO;
1296
1297	dev->net->hw_features |= dev->net->features;
1298
1299	netif_set_tso_max_size(dev->net, 16384);
1300
1301	ax88179_reset(dev);
1302
1303	return 0;
1304}
1305
1306static void ax88179_unbind(struct usbnet *dev, struct usb_interface *intf)
1307{
1308	struct ax88179_data *ax179_data = dev->driver_priv;
1309	u16 tmp16;
1310
1311	/* Configure RX control register => stop operation */
1312	tmp16 = AX_RX_CTL_STOP;
1313	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, &tmp16);
1314
1315	tmp16 = 0;
1316	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp16);
1317
1318	/* Power down ethernet PHY */
1319	tmp16 = 0;
1320	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, &tmp16);
1321
1322	kfree(ax179_data);
1323}
1324
1325static void
1326ax88179_rx_checksum(struct sk_buff *skb, u32 *pkt_hdr)
1327{
1328	skb->ip_summed = CHECKSUM_NONE;
1329
1330	/* checksum error bit is set */
1331	if ((*pkt_hdr & AX_RXHDR_L3CSUM_ERR) ||
1332	    (*pkt_hdr & AX_RXHDR_L4CSUM_ERR))
1333		return;
1334
1335	/* It must be a TCP or UDP packet with a valid checksum */
1336	if (((*pkt_hdr & AX_RXHDR_L4_TYPE_MASK) == AX_RXHDR_L4_TYPE_TCP) ||
1337	    ((*pkt_hdr & AX_RXHDR_L4_TYPE_MASK) == AX_RXHDR_L4_TYPE_UDP))
1338		skb->ip_summed = CHECKSUM_UNNECESSARY;
1339}
1340
1341static int ax88179_rx_fixup(struct usbnet *dev, struct sk_buff *skb)
1342{
1343	struct sk_buff *ax_skb;
1344	int pkt_cnt;
1345	u32 rx_hdr;
1346	u16 hdr_off;
1347	u32 *pkt_hdr;
1348
1349	/* At the end of the SKB, there's a header telling us how many packets
1350	 * are bundled into this buffer and where we can find an array of
1351	 * per-packet metadata (which contains elements encoded into u16).
1352	 */
1353
1354	/* SKB contents for current firmware:
1355	 *   <packet 1> <padding>
1356	 *   ...
1357	 *   <packet N> <padding>
1358	 *   <per-packet metadata entry 1> <dummy header>
1359	 *   ...
1360	 *   <per-packet metadata entry N> <dummy header>
1361	 *   <padding2> <rx_hdr>
1362	 *
1363	 * where:
1364	 *   <packet N> contains pkt_len bytes:
1365	 *		2 bytes of IP alignment pseudo header
1366	 *		packet received
1367	 *   <per-packet metadata entry N> contains 4 bytes:
1368	 *		pkt_len and fields AX_RXHDR_*
1369	 *   <padding>	0-7 bytes to terminate at
1370	 *		8 bytes boundary (64-bit).
1371	 *   <padding2> 4 bytes to make rx_hdr terminate at
1372	 *		8 bytes boundary (64-bit)
1373	 *   <dummy-header> contains 4 bytes:
1374	 *		pkt_len=0 and AX_RXHDR_DROP_ERR
1375	 *   <rx-hdr>	contains 4 bytes:
1376	 *		pkt_cnt and hdr_off (offset of
1377	 *		  <per-packet metadata entry 1>)
1378	 *
1379	 * pkt_cnt is number of entrys in the per-packet metadata.
1380	 * In current firmware there is 2 entrys per packet.
1381	 * The first points to the packet and the
1382	 *  second is a dummy header.
1383	 * This was done probably to align fields in 64-bit and
1384	 *  maintain compatibility with old firmware.
1385	 * This code assumes that <dummy header> and <padding2> are
1386	 *  optional.
1387	 */
1388
1389	if (skb->len < 4)
1390		return 0;
1391	skb_trim(skb, skb->len - 4);
1392	rx_hdr = get_unaligned_le32(skb_tail_pointer(skb));
1393	pkt_cnt = (u16)rx_hdr;
1394	hdr_off = (u16)(rx_hdr >> 16);
1395
1396	if (pkt_cnt == 0)
1397		return 0;
1398
1399	/* Make sure that the bounds of the metadata array are inside the SKB
1400	 * (and in front of the counter at the end).
1401	 */
1402	if (pkt_cnt * 4 + hdr_off > skb->len)
1403		return 0;
1404	pkt_hdr = (u32 *)(skb->data + hdr_off);
1405
1406	/* Packets must not overlap the metadata array */
1407	skb_trim(skb, hdr_off);
1408
1409	for (; pkt_cnt > 0; pkt_cnt--, pkt_hdr++) {
1410		u16 pkt_len_plus_padd;
1411		u16 pkt_len;
1412
1413		le32_to_cpus(pkt_hdr);
1414		pkt_len = (*pkt_hdr >> 16) & 0x1fff;
1415		pkt_len_plus_padd = (pkt_len + 7) & 0xfff8;
1416
1417		/* Skip dummy header used for alignment
1418		 */
1419		if (pkt_len == 0)
1420			continue;
1421
1422		if (pkt_len_plus_padd > skb->len)
1423			return 0;
1424
1425		/* Check CRC or runt packet */
1426		if ((*pkt_hdr & (AX_RXHDR_CRC_ERR | AX_RXHDR_DROP_ERR)) ||
1427		    pkt_len < 2 + ETH_HLEN) {
1428			dev->net->stats.rx_errors++;
1429			skb_pull(skb, pkt_len_plus_padd);
1430			continue;
1431		}
1432
1433		/* last packet */
1434		if (pkt_len_plus_padd == skb->len) {
1435			skb_trim(skb, pkt_len);
1436
1437			/* Skip IP alignment pseudo header */
1438			skb_pull(skb, 2);
1439
1440			skb->truesize = SKB_TRUESIZE(pkt_len_plus_padd);
1441			ax88179_rx_checksum(skb, pkt_hdr);
1442			return 1;
1443		}
1444
1445		ax_skb = skb_clone(skb, GFP_ATOMIC);
1446		if (!ax_skb)
1447			return 0;
1448		skb_trim(ax_skb, pkt_len);
 
1449
1450		/* Skip IP alignment pseudo header */
1451		skb_pull(ax_skb, 2);
1452
1453		skb->truesize = pkt_len_plus_padd +
1454				SKB_DATA_ALIGN(sizeof(struct sk_buff));
1455		ax88179_rx_checksum(ax_skb, pkt_hdr);
1456		usbnet_skb_return(dev, ax_skb);
1457
1458		skb_pull(skb, pkt_len_plus_padd);
1459	}
1460
1461	return 0;
1462}
1463
1464static struct sk_buff *
1465ax88179_tx_fixup(struct usbnet *dev, struct sk_buff *skb, gfp_t flags)
1466{
1467	u32 tx_hdr1, tx_hdr2;
1468	int frame_size = dev->maxpacket;
1469	int headroom;
1470	void *ptr;
1471
1472	tx_hdr1 = skb->len;
1473	tx_hdr2 = skb_shinfo(skb)->gso_size; /* Set TSO mss */
1474	if (((skb->len + 8) % frame_size) == 0)
1475		tx_hdr2 |= 0x80008000;	/* Enable padding */
1476
1477	headroom = skb_headroom(skb) - 8;
1478
1479	if ((dev->net->features & NETIF_F_SG) && skb_linearize(skb))
1480		return NULL;
1481
1482	if ((skb_header_cloned(skb) || headroom < 0) &&
1483	    pskb_expand_head(skb, headroom < 0 ? 8 : 0, 0, GFP_ATOMIC)) {
1484		dev_kfree_skb_any(skb);
1485		return NULL;
1486	}
1487
1488	ptr = skb_push(skb, 8);
1489	put_unaligned_le32(tx_hdr1, ptr);
1490	put_unaligned_le32(tx_hdr2, ptr + 4);
1491
1492	usbnet_set_skb_tx_stats(skb, (skb_shinfo(skb)->gso_segs ?: 1), 0);
1493
1494	return skb;
1495}
1496
1497static int ax88179_link_reset(struct usbnet *dev)
1498{
1499	struct ax88179_data *ax179_data = dev->driver_priv;
1500	u8 tmp[5], link_sts;
1501	u16 mode, tmp16, delay = HZ / 10;
1502	u32 tmp32 = 0x40000000;
1503	unsigned long jtimeout;
1504
1505	jtimeout = jiffies + delay;
1506	while (tmp32 & 0x40000000) {
1507		mode = 0;
1508		ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, &mode);
1509		ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2,
1510				  &ax179_data->rxctl);
1511
1512		/*link up, check the usb device control TX FIFO full or empty*/
1513		ax88179_read_cmd(dev, 0x81, 0x8c, 0, 4, &tmp32);
1514
1515		if (time_after(jiffies, jtimeout))
1516			return 0;
1517	}
1518
1519	mode = AX_MEDIUM_RECEIVE_EN | AX_MEDIUM_TXFLOW_CTRLEN |
1520	       AX_MEDIUM_RXFLOW_CTRLEN;
1521
1522	ax88179_read_cmd(dev, AX_ACCESS_MAC, PHYSICAL_LINK_STATUS,
1523			 1, 1, &link_sts);
1524
1525	ax88179_read_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1526			 GMII_PHY_PHYSR, 2, &tmp16);
1527
1528	if (!(tmp16 & GMII_PHY_PHYSR_LINK)) {
1529		return 0;
1530	} else if (GMII_PHY_PHYSR_GIGA == (tmp16 & GMII_PHY_PHYSR_SMASK)) {
1531		mode |= AX_MEDIUM_GIGAMODE | AX_MEDIUM_EN_125MHZ;
1532		if (dev->net->mtu > 1500)
1533			mode |= AX_MEDIUM_JUMBO_EN;
1534
1535		if (link_sts & AX_USB_SS)
1536			memcpy(tmp, &AX88179_BULKIN_SIZE[0], 5);
1537		else if (link_sts & AX_USB_HS)
1538			memcpy(tmp, &AX88179_BULKIN_SIZE[1], 5);
1539		else
1540			memcpy(tmp, &AX88179_BULKIN_SIZE[3], 5);
1541	} else if (GMII_PHY_PHYSR_100 == (tmp16 & GMII_PHY_PHYSR_SMASK)) {
1542		mode |= AX_MEDIUM_PS;
1543
1544		if (link_sts & (AX_USB_SS | AX_USB_HS))
1545			memcpy(tmp, &AX88179_BULKIN_SIZE[2], 5);
1546		else
1547			memcpy(tmp, &AX88179_BULKIN_SIZE[3], 5);
1548	} else {
1549		memcpy(tmp, &AX88179_BULKIN_SIZE[3], 5);
1550	}
1551
1552	/* RX bulk configuration */
1553	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_BULKIN_QCTRL, 5, 5, tmp);
1554
1555	dev->rx_urb_size = (1024 * (tmp[3] + 2));
1556
1557	if (tmp16 & GMII_PHY_PHYSR_FULL)
1558		mode |= AX_MEDIUM_FULL_DUPLEX;
1559	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
1560			  2, 2, &mode);
1561
1562	ax179_data->eee_enabled = ax88179_chk_eee(dev);
1563
1564	netif_carrier_on(dev->net);
1565
1566	return 0;
1567}
1568
1569static int ax88179_reset(struct usbnet *dev)
1570{
1571	u8 buf[5];
1572	u16 *tmp16;
1573	u8 *tmp;
1574	struct ax88179_data *ax179_data = dev->driver_priv;
1575	struct ethtool_eee eee_data;
1576
1577	tmp16 = (u16 *)buf;
1578	tmp = (u8 *)buf;
1579
1580	/* Power up ethernet PHY */
1581	*tmp16 = 0;
1582	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, tmp16);
1583
1584	*tmp16 = AX_PHYPWR_RSTCTL_IPRL;
1585	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, tmp16);
1586	msleep(200);
1587
1588	*tmp = AX_CLK_SELECT_ACS | AX_CLK_SELECT_BCS;
1589	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, tmp);
1590	msleep(100);
1591
1592	/* Ethernet PHY Auto Detach*/
1593	ax88179_auto_detach(dev);
1594
1595	/* Read MAC address from DTB or asix chip */
1596	ax88179_get_mac_addr(dev);
1597	memcpy(dev->net->perm_addr, dev->net->dev_addr, ETH_ALEN);
1598
1599	/* RX bulk configuration */
1600	memcpy(tmp, &AX88179_BULKIN_SIZE[0], 5);
1601	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_BULKIN_QCTRL, 5, 5, tmp);
1602
1603	dev->rx_urb_size = 1024 * 20;
1604
1605	*tmp = 0x34;
1606	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PAUSE_WATERLVL_LOW, 1, 1, tmp);
1607
1608	*tmp = 0x52;
1609	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PAUSE_WATERLVL_HIGH,
1610			  1, 1, tmp);
1611
1612	/* Enable checksum offload */
1613	*tmp = AX_RXCOE_IP | AX_RXCOE_TCP | AX_RXCOE_UDP |
1614	       AX_RXCOE_TCPV6 | AX_RXCOE_UDPV6;
1615	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RXCOE_CTL, 1, 1, tmp);
1616
1617	*tmp = AX_TXCOE_IP | AX_TXCOE_TCP | AX_TXCOE_UDP |
1618	       AX_TXCOE_TCPV6 | AX_TXCOE_UDPV6;
1619	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, tmp);
1620
1621	/* Configure RX control register => start operation */
1622	*tmp16 = AX_RX_CTL_DROPCRCERR | AX_RX_CTL_IPE | AX_RX_CTL_START |
1623		 AX_RX_CTL_AP | AX_RX_CTL_AMALL | AX_RX_CTL_AB;
1624	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, tmp16);
1625
1626	*tmp = AX_MONITOR_MODE_PMETYPE | AX_MONITOR_MODE_PMEPOL |
1627	       AX_MONITOR_MODE_RWMP;
1628	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MONITOR_MOD, 1, 1, tmp);
1629
1630	/* Configure default medium type => giga */
1631	*tmp16 = AX_MEDIUM_RECEIVE_EN | AX_MEDIUM_TXFLOW_CTRLEN |
1632		 AX_MEDIUM_RXFLOW_CTRLEN | AX_MEDIUM_FULL_DUPLEX |
1633		 AX_MEDIUM_GIGAMODE;
1634	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
1635			  2, 2, tmp16);
1636
1637	/* Check if WoL is supported */
1638	ax179_data->wol_supported = 0;
1639	if (ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MONITOR_MOD,
1640			     1, 1, &tmp) > 0)
1641		ax179_data->wol_supported = WAKE_MAGIC | WAKE_PHY;
1642
1643	ax88179_led_setting(dev);
1644
1645	ax179_data->eee_enabled = 0;
1646	ax179_data->eee_active = 0;
1647
1648	ax88179_disable_eee(dev);
1649
1650	ax88179_ethtool_get_eee(dev, &eee_data);
1651	eee_data.advertised = 0;
1652	ax88179_ethtool_set_eee(dev, &eee_data);
1653
1654	/* Restart autoneg */
1655	mii_nway_restart(&dev->mii);
1656
1657	usbnet_link_change(dev, 0, 0);
1658
1659	return 0;
1660}
1661
 
 
 
 
 
 
 
 
 
 
 
 
1662static int ax88179_stop(struct usbnet *dev)
1663{
1664	u16 tmp16;
1665
1666	ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
1667			 2, 2, &tmp16);
1668	tmp16 &= ~AX_MEDIUM_RECEIVE_EN;
1669	ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
1670			  2, 2, &tmp16);
1671
1672	return 0;
1673}
1674
1675static const struct driver_info ax88179_info = {
1676	.description = "ASIX AX88179 USB 3.0 Gigabit Ethernet",
1677	.bind = ax88179_bind,
1678	.unbind = ax88179_unbind,
1679	.status = ax88179_status,
1680	.link_reset = ax88179_link_reset,
1681	.reset = ax88179_reset,
1682	.stop = ax88179_stop,
1683	.flags = FLAG_ETHER | FLAG_FRAMING_AX,
1684	.rx_fixup = ax88179_rx_fixup,
1685	.tx_fixup = ax88179_tx_fixup,
1686};
1687
1688static const struct driver_info ax88178a_info = {
1689	.description = "ASIX AX88178A USB 2.0 Gigabit Ethernet",
1690	.bind = ax88179_bind,
1691	.unbind = ax88179_unbind,
1692	.status = ax88179_status,
1693	.link_reset = ax88179_link_reset,
1694	.reset = ax88179_reset,
1695	.stop = ax88179_stop,
1696	.flags = FLAG_ETHER | FLAG_FRAMING_AX,
1697	.rx_fixup = ax88179_rx_fixup,
1698	.tx_fixup = ax88179_tx_fixup,
1699};
1700
1701static const struct driver_info cypress_GX3_info = {
1702	.description = "Cypress GX3 SuperSpeed to Gigabit Ethernet Controller",
1703	.bind = ax88179_bind,
1704	.unbind = ax88179_unbind,
1705	.status = ax88179_status,
1706	.link_reset = ax88179_link_reset,
1707	.reset = ax88179_reset,
1708	.stop = ax88179_stop,
1709	.flags = FLAG_ETHER | FLAG_FRAMING_AX,
1710	.rx_fixup = ax88179_rx_fixup,
1711	.tx_fixup = ax88179_tx_fixup,
1712};
1713
1714static const struct driver_info dlink_dub1312_info = {
1715	.description = "D-Link DUB-1312 USB 3.0 to Gigabit Ethernet Adapter",
1716	.bind = ax88179_bind,
1717	.unbind = ax88179_unbind,
1718	.status = ax88179_status,
1719	.link_reset = ax88179_link_reset,
1720	.reset = ax88179_reset,
1721	.stop = ax88179_stop,
1722	.flags = FLAG_ETHER | FLAG_FRAMING_AX,
1723	.rx_fixup = ax88179_rx_fixup,
1724	.tx_fixup = ax88179_tx_fixup,
1725};
1726
1727static const struct driver_info sitecom_info = {
1728	.description = "Sitecom USB 3.0 to Gigabit Adapter",
1729	.bind = ax88179_bind,
1730	.unbind = ax88179_unbind,
1731	.status = ax88179_status,
1732	.link_reset = ax88179_link_reset,
1733	.reset = ax88179_reset,
1734	.stop = ax88179_stop,
1735	.flags = FLAG_ETHER | FLAG_FRAMING_AX,
1736	.rx_fixup = ax88179_rx_fixup,
1737	.tx_fixup = ax88179_tx_fixup,
1738};
1739
1740static const struct driver_info samsung_info = {
1741	.description = "Samsung USB Ethernet Adapter",
1742	.bind = ax88179_bind,
1743	.unbind = ax88179_unbind,
1744	.status = ax88179_status,
1745	.link_reset = ax88179_link_reset,
1746	.reset = ax88179_reset,
1747	.stop = ax88179_stop,
1748	.flags = FLAG_ETHER | FLAG_FRAMING_AX,
1749	.rx_fixup = ax88179_rx_fixup,
1750	.tx_fixup = ax88179_tx_fixup,
1751};
1752
1753static const struct driver_info lenovo_info = {
1754	.description = "Lenovo OneLinkDock Gigabit LAN",
1755	.bind = ax88179_bind,
1756	.unbind = ax88179_unbind,
1757	.status = ax88179_status,
1758	.link_reset = ax88179_link_reset,
1759	.reset = ax88179_reset,
1760	.stop = ax88179_stop,
1761	.flags = FLAG_ETHER | FLAG_FRAMING_AX,
1762	.rx_fixup = ax88179_rx_fixup,
1763	.tx_fixup = ax88179_tx_fixup,
1764};
1765
1766static const struct driver_info belkin_info = {
1767	.description = "Belkin USB Ethernet Adapter",
1768	.bind	= ax88179_bind,
1769	.unbind = ax88179_unbind,
1770	.status = ax88179_status,
1771	.link_reset = ax88179_link_reset,
1772	.reset	= ax88179_reset,
1773	.stop	= ax88179_stop,
1774	.flags	= FLAG_ETHER | FLAG_FRAMING_AX,
1775	.rx_fixup = ax88179_rx_fixup,
1776	.tx_fixup = ax88179_tx_fixup,
1777};
1778
1779static const struct driver_info toshiba_info = {
1780	.description = "Toshiba USB Ethernet Adapter",
1781	.bind	= ax88179_bind,
1782	.unbind = ax88179_unbind,
1783	.status = ax88179_status,
1784	.link_reset = ax88179_link_reset,
1785	.reset	= ax88179_reset,
1786	.stop = ax88179_stop,
1787	.flags	= FLAG_ETHER | FLAG_FRAMING_AX,
1788	.rx_fixup = ax88179_rx_fixup,
1789	.tx_fixup = ax88179_tx_fixup,
1790};
1791
1792static const struct driver_info mct_info = {
1793	.description = "MCT USB 3.0 Gigabit Ethernet Adapter",
1794	.bind	= ax88179_bind,
1795	.unbind	= ax88179_unbind,
1796	.status	= ax88179_status,
1797	.link_reset = ax88179_link_reset,
1798	.reset	= ax88179_reset,
1799	.stop	= ax88179_stop,
1800	.flags	= FLAG_ETHER | FLAG_FRAMING_AX,
1801	.rx_fixup = ax88179_rx_fixup,
1802	.tx_fixup = ax88179_tx_fixup,
1803};
1804
1805static const struct driver_info at_umc2000_info = {
1806	.description = "AT-UMC2000 USB 3.0/USB 3.1 Gen 1 to Gigabit Ethernet Adapter",
1807	.bind   = ax88179_bind,
1808	.unbind = ax88179_unbind,
1809	.status = ax88179_status,
1810	.link_reset = ax88179_link_reset,
1811	.reset  = ax88179_reset,
1812	.stop   = ax88179_stop,
1813	.flags  = FLAG_ETHER | FLAG_FRAMING_AX,
1814	.rx_fixup = ax88179_rx_fixup,
1815	.tx_fixup = ax88179_tx_fixup,
1816};
1817
1818static const struct driver_info at_umc200_info = {
1819	.description = "AT-UMC200 USB 3.0/USB 3.1 Gen 1 to Fast Ethernet Adapter",
1820	.bind   = ax88179_bind,
1821	.unbind = ax88179_unbind,
1822	.status = ax88179_status,
1823	.link_reset = ax88179_link_reset,
1824	.reset  = ax88179_reset,
1825	.stop   = ax88179_stop,
1826	.flags  = FLAG_ETHER | FLAG_FRAMING_AX,
1827	.rx_fixup = ax88179_rx_fixup,
1828	.tx_fixup = ax88179_tx_fixup,
1829};
1830
1831static const struct driver_info at_umc2000sp_info = {
1832	.description = "AT-UMC2000/SP USB 3.0/USB 3.1 Gen 1 to Gigabit Ethernet Adapter",
1833	.bind   = ax88179_bind,
1834	.unbind = ax88179_unbind,
1835	.status = ax88179_status,
1836	.link_reset = ax88179_link_reset,
1837	.reset  = ax88179_reset,
1838	.stop   = ax88179_stop,
1839	.flags  = FLAG_ETHER | FLAG_FRAMING_AX,
1840	.rx_fixup = ax88179_rx_fixup,
1841	.tx_fixup = ax88179_tx_fixup,
1842};
1843
1844static const struct usb_device_id products[] = {
1845{
1846	/* ASIX AX88179 10/100/1000 */
1847	USB_DEVICE_AND_INTERFACE_INFO(0x0b95, 0x1790, 0xff, 0xff, 0),
1848	.driver_info = (unsigned long)&ax88179_info,
1849}, {
1850	/* ASIX AX88178A 10/100/1000 */
1851	USB_DEVICE_AND_INTERFACE_INFO(0x0b95, 0x178a, 0xff, 0xff, 0),
1852	.driver_info = (unsigned long)&ax88178a_info,
1853}, {
1854	/* Cypress GX3 SuperSpeed to Gigabit Ethernet Bridge Controller */
1855	USB_DEVICE_AND_INTERFACE_INFO(0x04b4, 0x3610, 0xff, 0xff, 0),
1856	.driver_info = (unsigned long)&cypress_GX3_info,
1857}, {
1858	/* D-Link DUB-1312 USB 3.0 to Gigabit Ethernet Adapter */
1859	USB_DEVICE_AND_INTERFACE_INFO(0x2001, 0x4a00, 0xff, 0xff, 0),
1860	.driver_info = (unsigned long)&dlink_dub1312_info,
1861}, {
1862	/* Sitecom USB 3.0 to Gigabit Adapter */
1863	USB_DEVICE_AND_INTERFACE_INFO(0x0df6, 0x0072, 0xff, 0xff, 0),
1864	.driver_info = (unsigned long)&sitecom_info,
1865}, {
1866	/* Samsung USB Ethernet Adapter */
1867	USB_DEVICE_AND_INTERFACE_INFO(0x04e8, 0xa100, 0xff, 0xff, 0),
1868	.driver_info = (unsigned long)&samsung_info,
1869}, {
1870	/* Lenovo OneLinkDock Gigabit LAN */
1871	USB_DEVICE_AND_INTERFACE_INFO(0x17ef, 0x304b, 0xff, 0xff, 0),
1872	.driver_info = (unsigned long)&lenovo_info,
1873}, {
1874	/* Belkin B2B128 USB 3.0 Hub + Gigabit Ethernet Adapter */
1875	USB_DEVICE_AND_INTERFACE_INFO(0x050d, 0x0128, 0xff, 0xff, 0),
1876	.driver_info = (unsigned long)&belkin_info,
1877}, {
1878	/* Toshiba USB 3.0 GBit Ethernet Adapter */
1879	USB_DEVICE_AND_INTERFACE_INFO(0x0930, 0x0a13, 0xff, 0xff, 0),
1880	.driver_info = (unsigned long)&toshiba_info,
1881}, {
1882	/* Magic Control Technology U3-A9003 USB 3.0 Gigabit Ethernet Adapter */
1883	USB_DEVICE_AND_INTERFACE_INFO(0x0711, 0x0179, 0xff, 0xff, 0),
1884	.driver_info = (unsigned long)&mct_info,
1885}, {
1886	/* Allied Telesis AT-UMC2000 USB 3.0/USB 3.1 Gen 1 to Gigabit Ethernet Adapter */
1887	USB_DEVICE_AND_INTERFACE_INFO(0x07c9, 0x000e, 0xff, 0xff, 0),
1888	.driver_info = (unsigned long)&at_umc2000_info,
1889}, {
1890	/* Allied Telesis AT-UMC200 USB 3.0/USB 3.1 Gen 1 to Fast Ethernet Adapter */
1891	USB_DEVICE_AND_INTERFACE_INFO(0x07c9, 0x000f, 0xff, 0xff, 0),
1892	.driver_info = (unsigned long)&at_umc200_info,
1893}, {
1894	/* Allied Telesis AT-UMC2000/SP USB 3.0/USB 3.1 Gen 1 to Gigabit Ethernet Adapter */
1895	USB_DEVICE_AND_INTERFACE_INFO(0x07c9, 0x0010, 0xff, 0xff, 0),
1896	.driver_info = (unsigned long)&at_umc2000sp_info,
1897},
1898	{ },
1899};
1900MODULE_DEVICE_TABLE(usb, products);
1901
1902static struct usb_driver ax88179_178a_driver = {
1903	.name =		"ax88179_178a",
1904	.id_table =	products,
1905	.probe =	usbnet_probe,
1906	.suspend =	ax88179_suspend,
1907	.resume =	ax88179_resume,
1908	.reset_resume =	ax88179_resume,
1909	.disconnect =	usbnet_disconnect,
1910	.supports_autosuspend = 1,
1911	.disable_hub_initiated_lpm = 1,
1912};
1913
1914module_usb_driver(ax88179_178a_driver);
1915
1916MODULE_DESCRIPTION("ASIX AX88179/178A based USB 3.0/2.0 Gigabit Ethernet Devices");
1917MODULE_LICENSE("GPL");