Loading...
1/*
2 * Copyright 2014 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23
24#include <linux/firmware.h>
25#include <linux/module.h>
26#include <linux/pci.h>
27
28#include <drm/drm_cache.h>
29#include "amdgpu.h"
30#include "cikd.h"
31#include "cik.h"
32#include "gmc_v7_0.h"
33#include "amdgpu_ucode.h"
34#include "amdgpu_amdkfd.h"
35#include "amdgpu_gem.h"
36
37#include "bif/bif_4_1_d.h"
38#include "bif/bif_4_1_sh_mask.h"
39
40#include "gmc/gmc_7_1_d.h"
41#include "gmc/gmc_7_1_sh_mask.h"
42
43#include "oss/oss_2_0_d.h"
44#include "oss/oss_2_0_sh_mask.h"
45
46#include "dce/dce_8_0_d.h"
47#include "dce/dce_8_0_sh_mask.h"
48
49#include "amdgpu_atombios.h"
50
51#include "ivsrcid/ivsrcid_vislands30.h"
52
53static void gmc_v7_0_set_gmc_funcs(struct amdgpu_device *adev);
54static void gmc_v7_0_set_irq_funcs(struct amdgpu_device *adev);
55static int gmc_v7_0_wait_for_idle(void *handle);
56
57MODULE_FIRMWARE("amdgpu/bonaire_mc.bin");
58MODULE_FIRMWARE("amdgpu/hawaii_mc.bin");
59MODULE_FIRMWARE("amdgpu/topaz_mc.bin");
60
61static const u32 golden_settings_iceland_a11[] = {
62 mmVM_PRT_APERTURE0_LOW_ADDR, 0x0fffffff, 0x0fffffff,
63 mmVM_PRT_APERTURE1_LOW_ADDR, 0x0fffffff, 0x0fffffff,
64 mmVM_PRT_APERTURE2_LOW_ADDR, 0x0fffffff, 0x0fffffff,
65 mmVM_PRT_APERTURE3_LOW_ADDR, 0x0fffffff, 0x0fffffff
66};
67
68static const u32 iceland_mgcg_cgcg_init[] = {
69 mmMC_MEM_POWER_LS, 0xffffffff, 0x00000104
70};
71
72static void gmc_v7_0_init_golden_registers(struct amdgpu_device *adev)
73{
74 switch (adev->asic_type) {
75 case CHIP_TOPAZ:
76 amdgpu_device_program_register_sequence(adev,
77 iceland_mgcg_cgcg_init,
78 ARRAY_SIZE(iceland_mgcg_cgcg_init));
79 amdgpu_device_program_register_sequence(adev,
80 golden_settings_iceland_a11,
81 ARRAY_SIZE(golden_settings_iceland_a11));
82 break;
83 default:
84 break;
85 }
86}
87
88static void gmc_v7_0_mc_stop(struct amdgpu_device *adev)
89{
90 u32 blackout;
91
92 gmc_v7_0_wait_for_idle((void *)adev);
93
94 blackout = RREG32(mmMC_SHARED_BLACKOUT_CNTL);
95 if (REG_GET_FIELD(blackout, MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE) != 1) {
96 /* Block CPU access */
97 WREG32(mmBIF_FB_EN, 0);
98 /* blackout the MC */
99 blackout = REG_SET_FIELD(blackout,
100 MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE, 0);
101 WREG32(mmMC_SHARED_BLACKOUT_CNTL, blackout | 1);
102 }
103 /* wait for the MC to settle */
104 udelay(100);
105}
106
107static void gmc_v7_0_mc_resume(struct amdgpu_device *adev)
108{
109 u32 tmp;
110
111 /* unblackout the MC */
112 tmp = RREG32(mmMC_SHARED_BLACKOUT_CNTL);
113 tmp = REG_SET_FIELD(tmp, MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE, 0);
114 WREG32(mmMC_SHARED_BLACKOUT_CNTL, tmp);
115 /* allow CPU access */
116 tmp = REG_SET_FIELD(0, BIF_FB_EN, FB_READ_EN, 1);
117 tmp = REG_SET_FIELD(tmp, BIF_FB_EN, FB_WRITE_EN, 1);
118 WREG32(mmBIF_FB_EN, tmp);
119}
120
121/**
122 * gmc_v7_0_init_microcode - load ucode images from disk
123 *
124 * @adev: amdgpu_device pointer
125 *
126 * Use the firmware interface to load the ucode images into
127 * the driver (not loaded into hw).
128 * Returns 0 on success, error on failure.
129 */
130static int gmc_v7_0_init_microcode(struct amdgpu_device *adev)
131{
132 const char *chip_name;
133 char fw_name[30];
134 int err;
135
136 DRM_DEBUG("\n");
137
138 switch (adev->asic_type) {
139 case CHIP_BONAIRE:
140 chip_name = "bonaire";
141 break;
142 case CHIP_HAWAII:
143 chip_name = "hawaii";
144 break;
145 case CHIP_TOPAZ:
146 chip_name = "topaz";
147 break;
148 case CHIP_KAVERI:
149 case CHIP_KABINI:
150 case CHIP_MULLINS:
151 return 0;
152 default:
153 return -EINVAL;
154 }
155
156 snprintf(fw_name, sizeof(fw_name), "amdgpu/%s_mc.bin", chip_name);
157
158 err = amdgpu_ucode_request(adev, &adev->gmc.fw, fw_name);
159 if (err) {
160 pr_err("cik_mc: Failed to load firmware \"%s\"\n", fw_name);
161 amdgpu_ucode_release(&adev->gmc.fw);
162 }
163 return err;
164}
165
166/**
167 * gmc_v7_0_mc_load_microcode - load MC ucode into the hw
168 *
169 * @adev: amdgpu_device pointer
170 *
171 * Load the GDDR MC ucode into the hw (CIK).
172 * Returns 0 on success, error on failure.
173 */
174static int gmc_v7_0_mc_load_microcode(struct amdgpu_device *adev)
175{
176 const struct mc_firmware_header_v1_0 *hdr;
177 const __le32 *fw_data = NULL;
178 const __le32 *io_mc_regs = NULL;
179 u32 running;
180 int i, ucode_size, regs_size;
181
182 if (!adev->gmc.fw)
183 return -EINVAL;
184
185 hdr = (const struct mc_firmware_header_v1_0 *)adev->gmc.fw->data;
186 amdgpu_ucode_print_mc_hdr(&hdr->header);
187
188 adev->gmc.fw_version = le32_to_cpu(hdr->header.ucode_version);
189 regs_size = le32_to_cpu(hdr->io_debug_size_bytes) / (4 * 2);
190 io_mc_regs = (const __le32 *)
191 (adev->gmc.fw->data + le32_to_cpu(hdr->io_debug_array_offset_bytes));
192 ucode_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4;
193 fw_data = (const __le32 *)
194 (adev->gmc.fw->data + le32_to_cpu(hdr->header.ucode_array_offset_bytes));
195
196 running = REG_GET_FIELD(RREG32(mmMC_SEQ_SUP_CNTL), MC_SEQ_SUP_CNTL, RUN);
197
198 if (running == 0) {
199 /* reset the engine and set to writable */
200 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000008);
201 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000010);
202
203 /* load mc io regs */
204 for (i = 0; i < regs_size; i++) {
205 WREG32(mmMC_SEQ_IO_DEBUG_INDEX, le32_to_cpup(io_mc_regs++));
206 WREG32(mmMC_SEQ_IO_DEBUG_DATA, le32_to_cpup(io_mc_regs++));
207 }
208 /* load the MC ucode */
209 for (i = 0; i < ucode_size; i++)
210 WREG32(mmMC_SEQ_SUP_PGM, le32_to_cpup(fw_data++));
211
212 /* put the engine back into the active state */
213 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000008);
214 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000004);
215 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000001);
216
217 /* wait for training to complete */
218 for (i = 0; i < adev->usec_timeout; i++) {
219 if (REG_GET_FIELD(RREG32(mmMC_SEQ_TRAIN_WAKEUP_CNTL),
220 MC_SEQ_TRAIN_WAKEUP_CNTL, TRAIN_DONE_D0))
221 break;
222 udelay(1);
223 }
224 for (i = 0; i < adev->usec_timeout; i++) {
225 if (REG_GET_FIELD(RREG32(mmMC_SEQ_TRAIN_WAKEUP_CNTL),
226 MC_SEQ_TRAIN_WAKEUP_CNTL, TRAIN_DONE_D1))
227 break;
228 udelay(1);
229 }
230 }
231
232 return 0;
233}
234
235static void gmc_v7_0_vram_gtt_location(struct amdgpu_device *adev,
236 struct amdgpu_gmc *mc)
237{
238 u64 base = RREG32(mmMC_VM_FB_LOCATION) & 0xFFFF;
239
240 base <<= 24;
241
242 amdgpu_gmc_set_agp_default(adev, mc);
243 amdgpu_gmc_vram_location(adev, mc, base);
244 amdgpu_gmc_gart_location(adev, mc, AMDGPU_GART_PLACEMENT_BEST_FIT);
245}
246
247/**
248 * gmc_v7_0_mc_program - program the GPU memory controller
249 *
250 * @adev: amdgpu_device pointer
251 *
252 * Set the location of vram, gart, and AGP in the GPU's
253 * physical address space (CIK).
254 */
255static void gmc_v7_0_mc_program(struct amdgpu_device *adev)
256{
257 u32 tmp;
258 int i, j;
259
260 /* Initialize HDP */
261 for (i = 0, j = 0; i < 32; i++, j += 0x6) {
262 WREG32((0xb05 + j), 0x00000000);
263 WREG32((0xb06 + j), 0x00000000);
264 WREG32((0xb07 + j), 0x00000000);
265 WREG32((0xb08 + j), 0x00000000);
266 WREG32((0xb09 + j), 0x00000000);
267 }
268 WREG32(mmHDP_REG_COHERENCY_FLUSH_CNTL, 0);
269
270 if (gmc_v7_0_wait_for_idle((void *)adev))
271 dev_warn(adev->dev, "Wait for MC idle timedout !\n");
272
273 if (adev->mode_info.num_crtc) {
274 /* Lockout access through VGA aperture*/
275 tmp = RREG32(mmVGA_HDP_CONTROL);
276 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1);
277 WREG32(mmVGA_HDP_CONTROL, tmp);
278
279 /* disable VGA render */
280 tmp = RREG32(mmVGA_RENDER_CONTROL);
281 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0);
282 WREG32(mmVGA_RENDER_CONTROL, tmp);
283 }
284 /* Update configuration */
285 WREG32(mmMC_VM_SYSTEM_APERTURE_LOW_ADDR,
286 adev->gmc.vram_start >> 12);
287 WREG32(mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR,
288 adev->gmc.vram_end >> 12);
289 WREG32(mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR,
290 adev->mem_scratch.gpu_addr >> 12);
291 WREG32(mmMC_VM_AGP_BASE, 0);
292 WREG32(mmMC_VM_AGP_TOP, adev->gmc.agp_end >> 22);
293 WREG32(mmMC_VM_AGP_BOT, adev->gmc.agp_start >> 22);
294 if (gmc_v7_0_wait_for_idle((void *)adev))
295 dev_warn(adev->dev, "Wait for MC idle timedout !\n");
296
297 WREG32(mmBIF_FB_EN, BIF_FB_EN__FB_READ_EN_MASK | BIF_FB_EN__FB_WRITE_EN_MASK);
298
299 tmp = RREG32(mmHDP_MISC_CNTL);
300 tmp = REG_SET_FIELD(tmp, HDP_MISC_CNTL, FLUSH_INVALIDATE_CACHE, 0);
301 WREG32(mmHDP_MISC_CNTL, tmp);
302
303 tmp = RREG32(mmHDP_HOST_PATH_CNTL);
304 WREG32(mmHDP_HOST_PATH_CNTL, tmp);
305}
306
307/**
308 * gmc_v7_0_mc_init - initialize the memory controller driver params
309 *
310 * @adev: amdgpu_device pointer
311 *
312 * Look up the amount of vram, vram width, and decide how to place
313 * vram and gart within the GPU's physical address space (CIK).
314 * Returns 0 for success.
315 */
316static int gmc_v7_0_mc_init(struct amdgpu_device *adev)
317{
318 int r;
319
320 adev->gmc.vram_width = amdgpu_atombios_get_vram_width(adev);
321 if (!adev->gmc.vram_width) {
322 u32 tmp;
323 int chansize, numchan;
324
325 /* Get VRAM informations */
326 tmp = RREG32(mmMC_ARB_RAMCFG);
327 if (REG_GET_FIELD(tmp, MC_ARB_RAMCFG, CHANSIZE))
328 chansize = 64;
329 else
330 chansize = 32;
331
332 tmp = RREG32(mmMC_SHARED_CHMAP);
333 switch (REG_GET_FIELD(tmp, MC_SHARED_CHMAP, NOOFCHAN)) {
334 case 0:
335 default:
336 numchan = 1;
337 break;
338 case 1:
339 numchan = 2;
340 break;
341 case 2:
342 numchan = 4;
343 break;
344 case 3:
345 numchan = 8;
346 break;
347 case 4:
348 numchan = 3;
349 break;
350 case 5:
351 numchan = 6;
352 break;
353 case 6:
354 numchan = 10;
355 break;
356 case 7:
357 numchan = 12;
358 break;
359 case 8:
360 numchan = 16;
361 break;
362 }
363 adev->gmc.vram_width = numchan * chansize;
364 }
365 /* size in MB on si */
366 adev->gmc.mc_vram_size = RREG32(mmCONFIG_MEMSIZE) * 1024ULL * 1024ULL;
367 adev->gmc.real_vram_size = RREG32(mmCONFIG_MEMSIZE) * 1024ULL * 1024ULL;
368
369 if (!(adev->flags & AMD_IS_APU)) {
370 r = amdgpu_device_resize_fb_bar(adev);
371 if (r)
372 return r;
373 }
374 adev->gmc.aper_base = pci_resource_start(adev->pdev, 0);
375 adev->gmc.aper_size = pci_resource_len(adev->pdev, 0);
376
377#ifdef CONFIG_X86_64
378 if ((adev->flags & AMD_IS_APU) &&
379 adev->gmc.real_vram_size > adev->gmc.aper_size &&
380 !amdgpu_passthrough(adev)) {
381 adev->gmc.aper_base = ((u64)RREG32(mmMC_VM_FB_OFFSET)) << 22;
382 adev->gmc.aper_size = adev->gmc.real_vram_size;
383 }
384#endif
385
386 adev->gmc.visible_vram_size = adev->gmc.aper_size;
387
388 /* set the gart size */
389 if (amdgpu_gart_size == -1) {
390 switch (adev->asic_type) {
391 case CHIP_TOPAZ: /* no MM engines */
392 default:
393 adev->gmc.gart_size = 256ULL << 20;
394 break;
395#ifdef CONFIG_DRM_AMDGPU_CIK
396 case CHIP_BONAIRE: /* UVD, VCE do not support GPUVM */
397 case CHIP_HAWAII: /* UVD, VCE do not support GPUVM */
398 case CHIP_KAVERI: /* UVD, VCE do not support GPUVM */
399 case CHIP_KABINI: /* UVD, VCE do not support GPUVM */
400 case CHIP_MULLINS: /* UVD, VCE do not support GPUVM */
401 adev->gmc.gart_size = 1024ULL << 20;
402 break;
403#endif
404 }
405 } else {
406 adev->gmc.gart_size = (u64)amdgpu_gart_size << 20;
407 }
408
409 adev->gmc.gart_size += adev->pm.smu_prv_buffer_size;
410 gmc_v7_0_vram_gtt_location(adev, &adev->gmc);
411
412 return 0;
413}
414
415/**
416 * gmc_v7_0_flush_gpu_tlb_pasid - tlb flush via pasid
417 *
418 * @adev: amdgpu_device pointer
419 * @pasid: pasid to be flush
420 * @flush_type: type of flush
421 * @all_hub: flush all hubs
422 * @inst: is used to select which instance of KIQ to use for the invalidation
423 *
424 * Flush the TLB for the requested pasid.
425 */
426static void gmc_v7_0_flush_gpu_tlb_pasid(struct amdgpu_device *adev,
427 uint16_t pasid, uint32_t flush_type,
428 bool all_hub, uint32_t inst)
429{
430 u32 mask = 0x0;
431 int vmid;
432
433 for (vmid = 1; vmid < 16; vmid++) {
434 u32 tmp = RREG32(mmATC_VMID0_PASID_MAPPING + vmid);
435
436 if ((tmp & ATC_VMID0_PASID_MAPPING__VALID_MASK) &&
437 (tmp & ATC_VMID0_PASID_MAPPING__PASID_MASK) == pasid)
438 mask |= 1 << vmid;
439 }
440
441 WREG32(mmVM_INVALIDATE_REQUEST, mask);
442 RREG32(mmVM_INVALIDATE_RESPONSE);
443}
444
445/*
446 * GART
447 * VMID 0 is the physical GPU addresses as used by the kernel.
448 * VMIDs 1-15 are used for userspace clients and are handled
449 * by the amdgpu vm/hsa code.
450 */
451
452/**
453 * gmc_v7_0_flush_gpu_tlb - gart tlb flush callback
454 *
455 * @adev: amdgpu_device pointer
456 * @vmid: vm instance to flush
457 * @vmhub: which hub to flush
458 * @flush_type: type of flush
459 * *
460 * Flush the TLB for the requested page table (CIK).
461 */
462static void gmc_v7_0_flush_gpu_tlb(struct amdgpu_device *adev, uint32_t vmid,
463 uint32_t vmhub, uint32_t flush_type)
464{
465 /* bits 0-15 are the VM contexts0-15 */
466 WREG32(mmVM_INVALIDATE_REQUEST, 1 << vmid);
467}
468
469static uint64_t gmc_v7_0_emit_flush_gpu_tlb(struct amdgpu_ring *ring,
470 unsigned int vmid, uint64_t pd_addr)
471{
472 uint32_t reg;
473
474 if (vmid < 8)
475 reg = mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + vmid;
476 else
477 reg = mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR + vmid - 8;
478 amdgpu_ring_emit_wreg(ring, reg, pd_addr >> 12);
479
480 /* bits 0-15 are the VM contexts0-15 */
481 amdgpu_ring_emit_wreg(ring, mmVM_INVALIDATE_REQUEST, 1 << vmid);
482
483 return pd_addr;
484}
485
486static void gmc_v7_0_emit_pasid_mapping(struct amdgpu_ring *ring, unsigned int vmid,
487 unsigned int pasid)
488{
489 amdgpu_ring_emit_wreg(ring, mmIH_VMID_0_LUT + vmid, pasid);
490}
491
492static void gmc_v7_0_get_vm_pde(struct amdgpu_device *adev, int level,
493 uint64_t *addr, uint64_t *flags)
494{
495 BUG_ON(*addr & 0xFFFFFF0000000FFFULL);
496}
497
498static void gmc_v7_0_get_vm_pte(struct amdgpu_device *adev,
499 struct amdgpu_bo_va_mapping *mapping,
500 uint64_t *flags)
501{
502 *flags &= ~AMDGPU_PTE_EXECUTABLE;
503 *flags &= ~AMDGPU_PTE_PRT;
504}
505
506/**
507 * gmc_v7_0_set_fault_enable_default - update VM fault handling
508 *
509 * @adev: amdgpu_device pointer
510 * @value: true redirects VM faults to the default page
511 */
512static void gmc_v7_0_set_fault_enable_default(struct amdgpu_device *adev,
513 bool value)
514{
515 u32 tmp;
516
517 tmp = RREG32(mmVM_CONTEXT1_CNTL);
518 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
519 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
520 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
521 DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
522 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
523 PDE0_PROTECTION_FAULT_ENABLE_DEFAULT, value);
524 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
525 VALID_PROTECTION_FAULT_ENABLE_DEFAULT, value);
526 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
527 READ_PROTECTION_FAULT_ENABLE_DEFAULT, value);
528 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
529 WRITE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
530 WREG32(mmVM_CONTEXT1_CNTL, tmp);
531}
532
533/**
534 * gmc_v7_0_set_prt - set PRT VM fault
535 *
536 * @adev: amdgpu_device pointer
537 * @enable: enable/disable VM fault handling for PRT
538 */
539static void gmc_v7_0_set_prt(struct amdgpu_device *adev, bool enable)
540{
541 uint32_t tmp;
542
543 if (enable && !adev->gmc.prt_warning) {
544 dev_warn(adev->dev, "Disabling VM faults because of PRT request!\n");
545 adev->gmc.prt_warning = true;
546 }
547
548 tmp = RREG32(mmVM_PRT_CNTL);
549 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
550 CB_DISABLE_READ_FAULT_ON_UNMAPPED_ACCESS, enable);
551 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
552 CB_DISABLE_WRITE_FAULT_ON_UNMAPPED_ACCESS, enable);
553 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
554 TC_DISABLE_READ_FAULT_ON_UNMAPPED_ACCESS, enable);
555 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
556 TC_DISABLE_WRITE_FAULT_ON_UNMAPPED_ACCESS, enable);
557 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
558 L2_CACHE_STORE_INVALID_ENTRIES, enable);
559 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
560 L1_TLB_STORE_INVALID_ENTRIES, enable);
561 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
562 MASK_PDE0_FAULT, enable);
563 WREG32(mmVM_PRT_CNTL, tmp);
564
565 if (enable) {
566 uint32_t low = AMDGPU_VA_RESERVED_BOTTOM >>
567 AMDGPU_GPU_PAGE_SHIFT;
568 uint32_t high = adev->vm_manager.max_pfn -
569 (AMDGPU_VA_RESERVED_TOP >> AMDGPU_GPU_PAGE_SHIFT);
570
571 WREG32(mmVM_PRT_APERTURE0_LOW_ADDR, low);
572 WREG32(mmVM_PRT_APERTURE1_LOW_ADDR, low);
573 WREG32(mmVM_PRT_APERTURE2_LOW_ADDR, low);
574 WREG32(mmVM_PRT_APERTURE3_LOW_ADDR, low);
575 WREG32(mmVM_PRT_APERTURE0_HIGH_ADDR, high);
576 WREG32(mmVM_PRT_APERTURE1_HIGH_ADDR, high);
577 WREG32(mmVM_PRT_APERTURE2_HIGH_ADDR, high);
578 WREG32(mmVM_PRT_APERTURE3_HIGH_ADDR, high);
579 } else {
580 WREG32(mmVM_PRT_APERTURE0_LOW_ADDR, 0xfffffff);
581 WREG32(mmVM_PRT_APERTURE1_LOW_ADDR, 0xfffffff);
582 WREG32(mmVM_PRT_APERTURE2_LOW_ADDR, 0xfffffff);
583 WREG32(mmVM_PRT_APERTURE3_LOW_ADDR, 0xfffffff);
584 WREG32(mmVM_PRT_APERTURE0_HIGH_ADDR, 0x0);
585 WREG32(mmVM_PRT_APERTURE1_HIGH_ADDR, 0x0);
586 WREG32(mmVM_PRT_APERTURE2_HIGH_ADDR, 0x0);
587 WREG32(mmVM_PRT_APERTURE3_HIGH_ADDR, 0x0);
588 }
589}
590
591/**
592 * gmc_v7_0_gart_enable - gart enable
593 *
594 * @adev: amdgpu_device pointer
595 *
596 * This sets up the TLBs, programs the page tables for VMID0,
597 * sets up the hw for VMIDs 1-15 which are allocated on
598 * demand, and sets up the global locations for the LDS, GDS,
599 * and GPUVM for FSA64 clients (CIK).
600 * Returns 0 for success, errors for failure.
601 */
602static int gmc_v7_0_gart_enable(struct amdgpu_device *adev)
603{
604 uint64_t table_addr;
605 u32 tmp, field;
606 int i;
607
608 if (adev->gart.bo == NULL) {
609 dev_err(adev->dev, "No VRAM object for PCIE GART.\n");
610 return -EINVAL;
611 }
612 amdgpu_gtt_mgr_recover(&adev->mman.gtt_mgr);
613 table_addr = amdgpu_bo_gpu_offset(adev->gart.bo);
614
615 /* Setup TLB control */
616 tmp = RREG32(mmMC_VM_MX_L1_TLB_CNTL);
617 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 1);
618 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_FRAGMENT_PROCESSING, 1);
619 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, SYSTEM_ACCESS_MODE, 3);
620 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_ADVANCED_DRIVER_MODEL, 1);
621 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, SYSTEM_APERTURE_UNMAPPED_ACCESS, 0);
622 WREG32(mmMC_VM_MX_L1_TLB_CNTL, tmp);
623 /* Setup L2 cache */
624 tmp = RREG32(mmVM_L2_CNTL);
625 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_CACHE, 1);
626 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING, 1);
627 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE, 1);
628 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE, 1);
629 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, EFFECTIVE_L2_QUEUE_SIZE, 7);
630 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, CONTEXT1_IDENTITY_ACCESS_MODE, 1);
631 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY, 1);
632 WREG32(mmVM_L2_CNTL, tmp);
633 tmp = REG_SET_FIELD(0, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1);
634 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1);
635 WREG32(mmVM_L2_CNTL2, tmp);
636
637 field = adev->vm_manager.fragment_size;
638 tmp = RREG32(mmVM_L2_CNTL3);
639 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, L2_CACHE_BIGK_ASSOCIATIVITY, 1);
640 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, field);
641 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, L2_CACHE_BIGK_FRAGMENT_SIZE, field);
642 WREG32(mmVM_L2_CNTL3, tmp);
643 /* setup context0 */
644 WREG32(mmVM_CONTEXT0_PAGE_TABLE_START_ADDR, adev->gmc.gart_start >> 12);
645 WREG32(mmVM_CONTEXT0_PAGE_TABLE_END_ADDR, adev->gmc.gart_end >> 12);
646 WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR, table_addr >> 12);
647 WREG32(mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,
648 (u32)(adev->dummy_page_addr >> 12));
649 WREG32(mmVM_CONTEXT0_CNTL2, 0);
650 tmp = RREG32(mmVM_CONTEXT0_CNTL);
651 tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, ENABLE_CONTEXT, 1);
652 tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0);
653 tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);
654 WREG32(mmVM_CONTEXT0_CNTL, tmp);
655
656 WREG32(0x575, 0);
657 WREG32(0x576, 0);
658 WREG32(0x577, 0);
659
660 /* empty context1-15 */
661 /* FIXME start with 4G, once using 2 level pt switch to full
662 * vm size space
663 */
664 /* set vm size, must be a multiple of 4 */
665 WREG32(mmVM_CONTEXT1_PAGE_TABLE_START_ADDR, 0);
666 WREG32(mmVM_CONTEXT1_PAGE_TABLE_END_ADDR, adev->vm_manager.max_pfn - 1);
667 for (i = 1; i < AMDGPU_NUM_VMID; i++) {
668 if (i < 8)
669 WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + i,
670 table_addr >> 12);
671 else
672 WREG32(mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR + i - 8,
673 table_addr >> 12);
674 }
675
676 /* enable context1-15 */
677 WREG32(mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR,
678 (u32)(adev->dummy_page_addr >> 12));
679 WREG32(mmVM_CONTEXT1_CNTL2, 4);
680 tmp = RREG32(mmVM_CONTEXT1_CNTL);
681 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, ENABLE_CONTEXT, 1);
682 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, 1);
683 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PAGE_TABLE_BLOCK_SIZE,
684 adev->vm_manager.block_size - 9);
685 WREG32(mmVM_CONTEXT1_CNTL, tmp);
686 if (amdgpu_vm_fault_stop == AMDGPU_VM_FAULT_STOP_ALWAYS)
687 gmc_v7_0_set_fault_enable_default(adev, false);
688 else
689 gmc_v7_0_set_fault_enable_default(adev, true);
690
691 if (adev->asic_type == CHIP_KAVERI) {
692 tmp = RREG32(mmCHUB_CONTROL);
693 tmp &= ~BYPASS_VM;
694 WREG32(mmCHUB_CONTROL, tmp);
695 }
696
697 gmc_v7_0_flush_gpu_tlb(adev, 0, 0, 0);
698 DRM_INFO("PCIE GART of %uM enabled (table at 0x%016llX).\n",
699 (unsigned int)(adev->gmc.gart_size >> 20),
700 (unsigned long long)table_addr);
701 return 0;
702}
703
704static int gmc_v7_0_gart_init(struct amdgpu_device *adev)
705{
706 int r;
707
708 if (adev->gart.bo) {
709 WARN(1, "R600 PCIE GART already initialized\n");
710 return 0;
711 }
712 /* Initialize common gart structure */
713 r = amdgpu_gart_init(adev);
714 if (r)
715 return r;
716 adev->gart.table_size = adev->gart.num_gpu_pages * 8;
717 adev->gart.gart_pte_flags = 0;
718 return amdgpu_gart_table_vram_alloc(adev);
719}
720
721/**
722 * gmc_v7_0_gart_disable - gart disable
723 *
724 * @adev: amdgpu_device pointer
725 *
726 * This disables all VM page table (CIK).
727 */
728static void gmc_v7_0_gart_disable(struct amdgpu_device *adev)
729{
730 u32 tmp;
731
732 /* Disable all tables */
733 WREG32(mmVM_CONTEXT0_CNTL, 0);
734 WREG32(mmVM_CONTEXT1_CNTL, 0);
735 /* Setup TLB control */
736 tmp = RREG32(mmMC_VM_MX_L1_TLB_CNTL);
737 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 0);
738 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_FRAGMENT_PROCESSING, 0);
739 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_ADVANCED_DRIVER_MODEL, 0);
740 WREG32(mmMC_VM_MX_L1_TLB_CNTL, tmp);
741 /* Setup L2 cache */
742 tmp = RREG32(mmVM_L2_CNTL);
743 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_CACHE, 0);
744 WREG32(mmVM_L2_CNTL, tmp);
745 WREG32(mmVM_L2_CNTL2, 0);
746}
747
748/**
749 * gmc_v7_0_vm_decode_fault - print human readable fault info
750 *
751 * @adev: amdgpu_device pointer
752 * @status: VM_CONTEXT1_PROTECTION_FAULT_STATUS register value
753 * @addr: VM_CONTEXT1_PROTECTION_FAULT_ADDR register value
754 * @mc_client: VM_CONTEXT1_PROTECTION_FAULT_MCCLIENT register value
755 * @pasid: debug logging only - no functional use
756 *
757 * Print human readable fault information (CIK).
758 */
759static void gmc_v7_0_vm_decode_fault(struct amdgpu_device *adev, u32 status,
760 u32 addr, u32 mc_client, unsigned int pasid)
761{
762 u32 vmid = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS, VMID);
763 u32 protections = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,
764 PROTECTIONS);
765 char block[5] = { mc_client >> 24, (mc_client >> 16) & 0xff,
766 (mc_client >> 8) & 0xff, mc_client & 0xff, 0 };
767 u32 mc_id;
768
769 mc_id = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,
770 MEMORY_CLIENT_ID);
771
772 dev_err(adev->dev, "VM fault (0x%02x, vmid %d, pasid %d) at page %u, %s from '%s' (0x%08x) (%d)\n",
773 protections, vmid, pasid, addr,
774 REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,
775 MEMORY_CLIENT_RW) ?
776 "write" : "read", block, mc_client, mc_id);
777}
778
779
780static const u32 mc_cg_registers[] = {
781 mmMC_HUB_MISC_HUB_CG,
782 mmMC_HUB_MISC_SIP_CG,
783 mmMC_HUB_MISC_VM_CG,
784 mmMC_XPB_CLK_GAT,
785 mmATC_MISC_CG,
786 mmMC_CITF_MISC_WR_CG,
787 mmMC_CITF_MISC_RD_CG,
788 mmMC_CITF_MISC_VM_CG,
789 mmVM_L2_CG,
790};
791
792static const u32 mc_cg_ls_en[] = {
793 MC_HUB_MISC_HUB_CG__MEM_LS_ENABLE_MASK,
794 MC_HUB_MISC_SIP_CG__MEM_LS_ENABLE_MASK,
795 MC_HUB_MISC_VM_CG__MEM_LS_ENABLE_MASK,
796 MC_XPB_CLK_GAT__MEM_LS_ENABLE_MASK,
797 ATC_MISC_CG__MEM_LS_ENABLE_MASK,
798 MC_CITF_MISC_WR_CG__MEM_LS_ENABLE_MASK,
799 MC_CITF_MISC_RD_CG__MEM_LS_ENABLE_MASK,
800 MC_CITF_MISC_VM_CG__MEM_LS_ENABLE_MASK,
801 VM_L2_CG__MEM_LS_ENABLE_MASK,
802};
803
804static const u32 mc_cg_en[] = {
805 MC_HUB_MISC_HUB_CG__ENABLE_MASK,
806 MC_HUB_MISC_SIP_CG__ENABLE_MASK,
807 MC_HUB_MISC_VM_CG__ENABLE_MASK,
808 MC_XPB_CLK_GAT__ENABLE_MASK,
809 ATC_MISC_CG__ENABLE_MASK,
810 MC_CITF_MISC_WR_CG__ENABLE_MASK,
811 MC_CITF_MISC_RD_CG__ENABLE_MASK,
812 MC_CITF_MISC_VM_CG__ENABLE_MASK,
813 VM_L2_CG__ENABLE_MASK,
814};
815
816static void gmc_v7_0_enable_mc_ls(struct amdgpu_device *adev,
817 bool enable)
818{
819 int i;
820 u32 orig, data;
821
822 for (i = 0; i < ARRAY_SIZE(mc_cg_registers); i++) {
823 orig = data = RREG32(mc_cg_registers[i]);
824 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_MC_LS))
825 data |= mc_cg_ls_en[i];
826 else
827 data &= ~mc_cg_ls_en[i];
828 if (data != orig)
829 WREG32(mc_cg_registers[i], data);
830 }
831}
832
833static void gmc_v7_0_enable_mc_mgcg(struct amdgpu_device *adev,
834 bool enable)
835{
836 int i;
837 u32 orig, data;
838
839 for (i = 0; i < ARRAY_SIZE(mc_cg_registers); i++) {
840 orig = data = RREG32(mc_cg_registers[i]);
841 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_MC_MGCG))
842 data |= mc_cg_en[i];
843 else
844 data &= ~mc_cg_en[i];
845 if (data != orig)
846 WREG32(mc_cg_registers[i], data);
847 }
848}
849
850static void gmc_v7_0_enable_bif_mgls(struct amdgpu_device *adev,
851 bool enable)
852{
853 u32 orig, data;
854
855 orig = data = RREG32_PCIE(ixPCIE_CNTL2);
856
857 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_BIF_LS)) {
858 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_LS_EN, 1);
859 data = REG_SET_FIELD(data, PCIE_CNTL2, MST_MEM_LS_EN, 1);
860 data = REG_SET_FIELD(data, PCIE_CNTL2, REPLAY_MEM_LS_EN, 1);
861 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_AGGRESSIVE_LS_EN, 1);
862 } else {
863 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_LS_EN, 0);
864 data = REG_SET_FIELD(data, PCIE_CNTL2, MST_MEM_LS_EN, 0);
865 data = REG_SET_FIELD(data, PCIE_CNTL2, REPLAY_MEM_LS_EN, 0);
866 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_AGGRESSIVE_LS_EN, 0);
867 }
868
869 if (orig != data)
870 WREG32_PCIE(ixPCIE_CNTL2, data);
871}
872
873static void gmc_v7_0_enable_hdp_mgcg(struct amdgpu_device *adev,
874 bool enable)
875{
876 u32 orig, data;
877
878 orig = data = RREG32(mmHDP_HOST_PATH_CNTL);
879
880 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_HDP_MGCG))
881 data = REG_SET_FIELD(data, HDP_HOST_PATH_CNTL, CLOCK_GATING_DIS, 0);
882 else
883 data = REG_SET_FIELD(data, HDP_HOST_PATH_CNTL, CLOCK_GATING_DIS, 1);
884
885 if (orig != data)
886 WREG32(mmHDP_HOST_PATH_CNTL, data);
887}
888
889static void gmc_v7_0_enable_hdp_ls(struct amdgpu_device *adev,
890 bool enable)
891{
892 u32 orig, data;
893
894 orig = data = RREG32(mmHDP_MEM_POWER_LS);
895
896 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_HDP_LS))
897 data = REG_SET_FIELD(data, HDP_MEM_POWER_LS, LS_ENABLE, 1);
898 else
899 data = REG_SET_FIELD(data, HDP_MEM_POWER_LS, LS_ENABLE, 0);
900
901 if (orig != data)
902 WREG32(mmHDP_MEM_POWER_LS, data);
903}
904
905static int gmc_v7_0_convert_vram_type(int mc_seq_vram_type)
906{
907 switch (mc_seq_vram_type) {
908 case MC_SEQ_MISC0__MT__GDDR1:
909 return AMDGPU_VRAM_TYPE_GDDR1;
910 case MC_SEQ_MISC0__MT__DDR2:
911 return AMDGPU_VRAM_TYPE_DDR2;
912 case MC_SEQ_MISC0__MT__GDDR3:
913 return AMDGPU_VRAM_TYPE_GDDR3;
914 case MC_SEQ_MISC0__MT__GDDR4:
915 return AMDGPU_VRAM_TYPE_GDDR4;
916 case MC_SEQ_MISC0__MT__GDDR5:
917 return AMDGPU_VRAM_TYPE_GDDR5;
918 case MC_SEQ_MISC0__MT__HBM:
919 return AMDGPU_VRAM_TYPE_HBM;
920 case MC_SEQ_MISC0__MT__DDR3:
921 return AMDGPU_VRAM_TYPE_DDR3;
922 default:
923 return AMDGPU_VRAM_TYPE_UNKNOWN;
924 }
925}
926
927static int gmc_v7_0_early_init(void *handle)
928{
929 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
930
931 gmc_v7_0_set_gmc_funcs(adev);
932 gmc_v7_0_set_irq_funcs(adev);
933
934 adev->gmc.shared_aperture_start = 0x2000000000000000ULL;
935 adev->gmc.shared_aperture_end =
936 adev->gmc.shared_aperture_start + (4ULL << 30) - 1;
937 adev->gmc.private_aperture_start =
938 adev->gmc.shared_aperture_end + 1;
939 adev->gmc.private_aperture_end =
940 adev->gmc.private_aperture_start + (4ULL << 30) - 1;
941 adev->gmc.noretry_flags = AMDGPU_VM_NORETRY_FLAGS_TF;
942
943 return 0;
944}
945
946static int gmc_v7_0_late_init(void *handle)
947{
948 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
949
950 if (amdgpu_vm_fault_stop != AMDGPU_VM_FAULT_STOP_ALWAYS)
951 return amdgpu_irq_get(adev, &adev->gmc.vm_fault, 0);
952 else
953 return 0;
954}
955
956static unsigned int gmc_v7_0_get_vbios_fb_size(struct amdgpu_device *adev)
957{
958 u32 d1vga_control = RREG32(mmD1VGA_CONTROL);
959 unsigned int size;
960
961 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) {
962 size = AMDGPU_VBIOS_VGA_ALLOCATION;
963 } else {
964 u32 viewport = RREG32(mmVIEWPORT_SIZE);
965
966 size = (REG_GET_FIELD(viewport, VIEWPORT_SIZE, VIEWPORT_HEIGHT) *
967 REG_GET_FIELD(viewport, VIEWPORT_SIZE, VIEWPORT_WIDTH) *
968 4);
969 }
970
971 return size;
972}
973
974static int gmc_v7_0_sw_init(void *handle)
975{
976 int r;
977 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
978
979 set_bit(AMDGPU_GFXHUB(0), adev->vmhubs_mask);
980
981 if (adev->flags & AMD_IS_APU) {
982 adev->gmc.vram_type = AMDGPU_VRAM_TYPE_UNKNOWN;
983 } else {
984 u32 tmp = RREG32(mmMC_SEQ_MISC0);
985
986 tmp &= MC_SEQ_MISC0__MT__MASK;
987 adev->gmc.vram_type = gmc_v7_0_convert_vram_type(tmp);
988 }
989
990 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_GFX_PAGE_INV_FAULT, &adev->gmc.vm_fault);
991 if (r)
992 return r;
993
994 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_GFX_MEM_PROT_FAULT, &adev->gmc.vm_fault);
995 if (r)
996 return r;
997
998 /* Adjust VM size here.
999 * Currently set to 4GB ((1 << 20) 4k pages).
1000 * Max GPUVM size for cayman and SI is 40 bits.
1001 */
1002 amdgpu_vm_adjust_size(adev, 64, 9, 1, 40);
1003
1004 /* Set the internal MC address mask
1005 * This is the max address of the GPU's
1006 * internal address space.
1007 */
1008 adev->gmc.mc_mask = 0xffffffffffULL; /* 40 bit MC */
1009
1010 r = dma_set_mask_and_coherent(adev->dev, DMA_BIT_MASK(40));
1011 if (r) {
1012 pr_warn("No suitable DMA available\n");
1013 return r;
1014 }
1015 adev->need_swiotlb = drm_need_swiotlb(40);
1016
1017 r = gmc_v7_0_init_microcode(adev);
1018 if (r) {
1019 DRM_ERROR("Failed to load mc firmware!\n");
1020 return r;
1021 }
1022
1023 r = gmc_v7_0_mc_init(adev);
1024 if (r)
1025 return r;
1026
1027 amdgpu_gmc_get_vbios_allocations(adev);
1028
1029 /* Memory manager */
1030 r = amdgpu_bo_init(adev);
1031 if (r)
1032 return r;
1033
1034 r = gmc_v7_0_gart_init(adev);
1035 if (r)
1036 return r;
1037
1038 /*
1039 * number of VMs
1040 * VMID 0 is reserved for System
1041 * amdgpu graphics/compute will use VMIDs 1-7
1042 * amdkfd will use VMIDs 8-15
1043 */
1044 adev->vm_manager.first_kfd_vmid = 8;
1045 amdgpu_vm_manager_init(adev);
1046
1047 /* base offset of vram pages */
1048 if (adev->flags & AMD_IS_APU) {
1049 u64 tmp = RREG32(mmMC_VM_FB_OFFSET);
1050
1051 tmp <<= 22;
1052 adev->vm_manager.vram_base_offset = tmp;
1053 } else {
1054 adev->vm_manager.vram_base_offset = 0;
1055 }
1056
1057 adev->gmc.vm_fault_info = kmalloc(sizeof(struct kfd_vm_fault_info),
1058 GFP_KERNEL);
1059 if (!adev->gmc.vm_fault_info)
1060 return -ENOMEM;
1061 atomic_set(&adev->gmc.vm_fault_info_updated, 0);
1062
1063 return 0;
1064}
1065
1066static int gmc_v7_0_sw_fini(void *handle)
1067{
1068 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1069
1070 amdgpu_gem_force_release(adev);
1071 amdgpu_vm_manager_fini(adev);
1072 kfree(adev->gmc.vm_fault_info);
1073 amdgpu_gart_table_vram_free(adev);
1074 amdgpu_bo_fini(adev);
1075 amdgpu_ucode_release(&adev->gmc.fw);
1076
1077 return 0;
1078}
1079
1080static int gmc_v7_0_hw_init(void *handle)
1081{
1082 int r;
1083 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1084
1085 gmc_v7_0_init_golden_registers(adev);
1086
1087 gmc_v7_0_mc_program(adev);
1088
1089 if (!(adev->flags & AMD_IS_APU)) {
1090 r = gmc_v7_0_mc_load_microcode(adev);
1091 if (r) {
1092 DRM_ERROR("Failed to load MC firmware!\n");
1093 return r;
1094 }
1095 }
1096
1097 r = gmc_v7_0_gart_enable(adev);
1098 if (r)
1099 return r;
1100
1101 if (amdgpu_emu_mode == 1)
1102 return amdgpu_gmc_vram_checking(adev);
1103
1104 return 0;
1105}
1106
1107static int gmc_v7_0_hw_fini(void *handle)
1108{
1109 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1110
1111 amdgpu_irq_put(adev, &adev->gmc.vm_fault, 0);
1112 gmc_v7_0_gart_disable(adev);
1113
1114 return 0;
1115}
1116
1117static int gmc_v7_0_suspend(void *handle)
1118{
1119 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1120
1121 gmc_v7_0_hw_fini(adev);
1122
1123 return 0;
1124}
1125
1126static int gmc_v7_0_resume(void *handle)
1127{
1128 int r;
1129 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1130
1131 r = gmc_v7_0_hw_init(adev);
1132 if (r)
1133 return r;
1134
1135 amdgpu_vmid_reset_all(adev);
1136
1137 return 0;
1138}
1139
1140static bool gmc_v7_0_is_idle(void *handle)
1141{
1142 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1143 u32 tmp = RREG32(mmSRBM_STATUS);
1144
1145 if (tmp & (SRBM_STATUS__MCB_BUSY_MASK | SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK |
1146 SRBM_STATUS__MCC_BUSY_MASK | SRBM_STATUS__MCD_BUSY_MASK | SRBM_STATUS__VMC_BUSY_MASK))
1147 return false;
1148
1149 return true;
1150}
1151
1152static int gmc_v7_0_wait_for_idle(void *handle)
1153{
1154 unsigned int i;
1155 u32 tmp;
1156 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1157
1158 for (i = 0; i < adev->usec_timeout; i++) {
1159 /* read MC_STATUS */
1160 tmp = RREG32(mmSRBM_STATUS) & (SRBM_STATUS__MCB_BUSY_MASK |
1161 SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK |
1162 SRBM_STATUS__MCC_BUSY_MASK |
1163 SRBM_STATUS__MCD_BUSY_MASK |
1164 SRBM_STATUS__VMC_BUSY_MASK);
1165 if (!tmp)
1166 return 0;
1167 udelay(1);
1168 }
1169 return -ETIMEDOUT;
1170
1171}
1172
1173static int gmc_v7_0_soft_reset(void *handle)
1174{
1175 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1176 u32 srbm_soft_reset = 0;
1177 u32 tmp = RREG32(mmSRBM_STATUS);
1178
1179 if (tmp & SRBM_STATUS__VMC_BUSY_MASK)
1180 srbm_soft_reset = REG_SET_FIELD(srbm_soft_reset,
1181 SRBM_SOFT_RESET, SOFT_RESET_VMC, 1);
1182
1183 if (tmp & (SRBM_STATUS__MCB_BUSY_MASK | SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK |
1184 SRBM_STATUS__MCC_BUSY_MASK | SRBM_STATUS__MCD_BUSY_MASK)) {
1185 if (!(adev->flags & AMD_IS_APU))
1186 srbm_soft_reset = REG_SET_FIELD(srbm_soft_reset,
1187 SRBM_SOFT_RESET, SOFT_RESET_MC, 1);
1188 }
1189
1190 if (srbm_soft_reset) {
1191 gmc_v7_0_mc_stop(adev);
1192 if (gmc_v7_0_wait_for_idle((void *)adev))
1193 dev_warn(adev->dev, "Wait for GMC idle timed out !\n");
1194
1195 tmp = RREG32(mmSRBM_SOFT_RESET);
1196 tmp |= srbm_soft_reset;
1197 dev_info(adev->dev, "SRBM_SOFT_RESET=0x%08X\n", tmp);
1198 WREG32(mmSRBM_SOFT_RESET, tmp);
1199 tmp = RREG32(mmSRBM_SOFT_RESET);
1200
1201 udelay(50);
1202
1203 tmp &= ~srbm_soft_reset;
1204 WREG32(mmSRBM_SOFT_RESET, tmp);
1205 tmp = RREG32(mmSRBM_SOFT_RESET);
1206
1207 /* Wait a little for things to settle down */
1208 udelay(50);
1209
1210 gmc_v7_0_mc_resume(adev);
1211 udelay(50);
1212 }
1213
1214 return 0;
1215}
1216
1217static int gmc_v7_0_vm_fault_interrupt_state(struct amdgpu_device *adev,
1218 struct amdgpu_irq_src *src,
1219 unsigned int type,
1220 enum amdgpu_interrupt_state state)
1221{
1222 u32 tmp;
1223 u32 bits = (VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1224 VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1225 VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1226 VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1227 VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1228 VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK);
1229
1230 switch (state) {
1231 case AMDGPU_IRQ_STATE_DISABLE:
1232 /* system context */
1233 tmp = RREG32(mmVM_CONTEXT0_CNTL);
1234 tmp &= ~bits;
1235 WREG32(mmVM_CONTEXT0_CNTL, tmp);
1236 /* VMs */
1237 tmp = RREG32(mmVM_CONTEXT1_CNTL);
1238 tmp &= ~bits;
1239 WREG32(mmVM_CONTEXT1_CNTL, tmp);
1240 break;
1241 case AMDGPU_IRQ_STATE_ENABLE:
1242 /* system context */
1243 tmp = RREG32(mmVM_CONTEXT0_CNTL);
1244 tmp |= bits;
1245 WREG32(mmVM_CONTEXT0_CNTL, tmp);
1246 /* VMs */
1247 tmp = RREG32(mmVM_CONTEXT1_CNTL);
1248 tmp |= bits;
1249 WREG32(mmVM_CONTEXT1_CNTL, tmp);
1250 break;
1251 default:
1252 break;
1253 }
1254
1255 return 0;
1256}
1257
1258static int gmc_v7_0_process_interrupt(struct amdgpu_device *adev,
1259 struct amdgpu_irq_src *source,
1260 struct amdgpu_iv_entry *entry)
1261{
1262 u32 addr, status, mc_client, vmid;
1263
1264 addr = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_ADDR);
1265 status = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_STATUS);
1266 mc_client = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT);
1267 /* reset addr and status */
1268 WREG32_P(mmVM_CONTEXT1_CNTL2, 1, ~1);
1269
1270 if (!addr && !status)
1271 return 0;
1272
1273 amdgpu_vm_update_fault_cache(adev, entry->pasid,
1274 ((u64)addr) << AMDGPU_GPU_PAGE_SHIFT, status, AMDGPU_GFXHUB(0));
1275
1276 if (amdgpu_vm_fault_stop == AMDGPU_VM_FAULT_STOP_FIRST)
1277 gmc_v7_0_set_fault_enable_default(adev, false);
1278
1279 if (printk_ratelimit()) {
1280 dev_err(adev->dev, "GPU fault detected: %d 0x%08x\n",
1281 entry->src_id, entry->src_data[0]);
1282 dev_err(adev->dev, " VM_CONTEXT1_PROTECTION_FAULT_ADDR 0x%08X\n",
1283 addr);
1284 dev_err(adev->dev, " VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n",
1285 status);
1286 gmc_v7_0_vm_decode_fault(adev, status, addr, mc_client,
1287 entry->pasid);
1288 }
1289
1290 vmid = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,
1291 VMID);
1292 if (amdgpu_amdkfd_is_kfd_vmid(adev, vmid)
1293 && !atomic_read(&adev->gmc.vm_fault_info_updated)) {
1294 struct kfd_vm_fault_info *info = adev->gmc.vm_fault_info;
1295 u32 protections = REG_GET_FIELD(status,
1296 VM_CONTEXT1_PROTECTION_FAULT_STATUS,
1297 PROTECTIONS);
1298
1299 info->vmid = vmid;
1300 info->mc_id = REG_GET_FIELD(status,
1301 VM_CONTEXT1_PROTECTION_FAULT_STATUS,
1302 MEMORY_CLIENT_ID);
1303 info->status = status;
1304 info->page_addr = addr;
1305 info->prot_valid = protections & 0x7 ? true : false;
1306 info->prot_read = protections & 0x8 ? true : false;
1307 info->prot_write = protections & 0x10 ? true : false;
1308 info->prot_exec = protections & 0x20 ? true : false;
1309 mb();
1310 atomic_set(&adev->gmc.vm_fault_info_updated, 1);
1311 }
1312
1313 return 0;
1314}
1315
1316static int gmc_v7_0_set_clockgating_state(void *handle,
1317 enum amd_clockgating_state state)
1318{
1319 bool gate = false;
1320 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1321
1322 if (state == AMD_CG_STATE_GATE)
1323 gate = true;
1324
1325 if (!(adev->flags & AMD_IS_APU)) {
1326 gmc_v7_0_enable_mc_mgcg(adev, gate);
1327 gmc_v7_0_enable_mc_ls(adev, gate);
1328 }
1329 gmc_v7_0_enable_bif_mgls(adev, gate);
1330 gmc_v7_0_enable_hdp_mgcg(adev, gate);
1331 gmc_v7_0_enable_hdp_ls(adev, gate);
1332
1333 return 0;
1334}
1335
1336static int gmc_v7_0_set_powergating_state(void *handle,
1337 enum amd_powergating_state state)
1338{
1339 return 0;
1340}
1341
1342static const struct amd_ip_funcs gmc_v7_0_ip_funcs = {
1343 .name = "gmc_v7_0",
1344 .early_init = gmc_v7_0_early_init,
1345 .late_init = gmc_v7_0_late_init,
1346 .sw_init = gmc_v7_0_sw_init,
1347 .sw_fini = gmc_v7_0_sw_fini,
1348 .hw_init = gmc_v7_0_hw_init,
1349 .hw_fini = gmc_v7_0_hw_fini,
1350 .suspend = gmc_v7_0_suspend,
1351 .resume = gmc_v7_0_resume,
1352 .is_idle = gmc_v7_0_is_idle,
1353 .wait_for_idle = gmc_v7_0_wait_for_idle,
1354 .soft_reset = gmc_v7_0_soft_reset,
1355 .set_clockgating_state = gmc_v7_0_set_clockgating_state,
1356 .set_powergating_state = gmc_v7_0_set_powergating_state,
1357};
1358
1359static const struct amdgpu_gmc_funcs gmc_v7_0_gmc_funcs = {
1360 .flush_gpu_tlb = gmc_v7_0_flush_gpu_tlb,
1361 .flush_gpu_tlb_pasid = gmc_v7_0_flush_gpu_tlb_pasid,
1362 .emit_flush_gpu_tlb = gmc_v7_0_emit_flush_gpu_tlb,
1363 .emit_pasid_mapping = gmc_v7_0_emit_pasid_mapping,
1364 .set_prt = gmc_v7_0_set_prt,
1365 .get_vm_pde = gmc_v7_0_get_vm_pde,
1366 .get_vm_pte = gmc_v7_0_get_vm_pte,
1367 .get_vbios_fb_size = gmc_v7_0_get_vbios_fb_size,
1368};
1369
1370static const struct amdgpu_irq_src_funcs gmc_v7_0_irq_funcs = {
1371 .set = gmc_v7_0_vm_fault_interrupt_state,
1372 .process = gmc_v7_0_process_interrupt,
1373};
1374
1375static void gmc_v7_0_set_gmc_funcs(struct amdgpu_device *adev)
1376{
1377 adev->gmc.gmc_funcs = &gmc_v7_0_gmc_funcs;
1378}
1379
1380static void gmc_v7_0_set_irq_funcs(struct amdgpu_device *adev)
1381{
1382 adev->gmc.vm_fault.num_types = 1;
1383 adev->gmc.vm_fault.funcs = &gmc_v7_0_irq_funcs;
1384}
1385
1386const struct amdgpu_ip_block_version gmc_v7_0_ip_block = {
1387 .type = AMD_IP_BLOCK_TYPE_GMC,
1388 .major = 7,
1389 .minor = 0,
1390 .rev = 0,
1391 .funcs = &gmc_v7_0_ip_funcs,
1392};
1393
1394const struct amdgpu_ip_block_version gmc_v7_4_ip_block = {
1395 .type = AMD_IP_BLOCK_TYPE_GMC,
1396 .major = 7,
1397 .minor = 4,
1398 .rev = 0,
1399 .funcs = &gmc_v7_0_ip_funcs,
1400};
1/*
2 * Copyright 2014 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23
24#include <linux/firmware.h>
25#include <linux/module.h>
26#include <linux/pci.h>
27
28#include <drm/drm_cache.h>
29#include "amdgpu.h"
30#include "cikd.h"
31#include "cik.h"
32#include "gmc_v7_0.h"
33#include "amdgpu_ucode.h"
34#include "amdgpu_amdkfd.h"
35#include "amdgpu_gem.h"
36
37#include "bif/bif_4_1_d.h"
38#include "bif/bif_4_1_sh_mask.h"
39
40#include "gmc/gmc_7_1_d.h"
41#include "gmc/gmc_7_1_sh_mask.h"
42
43#include "oss/oss_2_0_d.h"
44#include "oss/oss_2_0_sh_mask.h"
45
46#include "dce/dce_8_0_d.h"
47#include "dce/dce_8_0_sh_mask.h"
48
49#include "amdgpu_atombios.h"
50
51#include "ivsrcid/ivsrcid_vislands30.h"
52
53static void gmc_v7_0_set_gmc_funcs(struct amdgpu_device *adev);
54static void gmc_v7_0_set_irq_funcs(struct amdgpu_device *adev);
55static int gmc_v7_0_wait_for_idle(struct amdgpu_ip_block *ip_block);
56
57MODULE_FIRMWARE("amdgpu/bonaire_mc.bin");
58MODULE_FIRMWARE("amdgpu/hawaii_mc.bin");
59MODULE_FIRMWARE("amdgpu/topaz_mc.bin");
60
61static const u32 golden_settings_iceland_a11[] = {
62 mmVM_PRT_APERTURE0_LOW_ADDR, 0x0fffffff, 0x0fffffff,
63 mmVM_PRT_APERTURE1_LOW_ADDR, 0x0fffffff, 0x0fffffff,
64 mmVM_PRT_APERTURE2_LOW_ADDR, 0x0fffffff, 0x0fffffff,
65 mmVM_PRT_APERTURE3_LOW_ADDR, 0x0fffffff, 0x0fffffff
66};
67
68static const u32 iceland_mgcg_cgcg_init[] = {
69 mmMC_MEM_POWER_LS, 0xffffffff, 0x00000104
70};
71
72static void gmc_v7_0_init_golden_registers(struct amdgpu_device *adev)
73{
74 switch (adev->asic_type) {
75 case CHIP_TOPAZ:
76 amdgpu_device_program_register_sequence(adev,
77 iceland_mgcg_cgcg_init,
78 ARRAY_SIZE(iceland_mgcg_cgcg_init));
79 amdgpu_device_program_register_sequence(adev,
80 golden_settings_iceland_a11,
81 ARRAY_SIZE(golden_settings_iceland_a11));
82 break;
83 default:
84 break;
85 }
86}
87
88static void gmc_v7_0_mc_stop(struct amdgpu_device *adev)
89{
90 struct amdgpu_ip_block *ip_block;
91 u32 blackout;
92
93 ip_block = amdgpu_device_ip_get_ip_block(adev, AMD_IP_BLOCK_TYPE_GMC);
94 if (!ip_block)
95 return;
96
97 gmc_v7_0_wait_for_idle(ip_block);
98
99 blackout = RREG32(mmMC_SHARED_BLACKOUT_CNTL);
100 if (REG_GET_FIELD(blackout, MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE) != 1) {
101 /* Block CPU access */
102 WREG32(mmBIF_FB_EN, 0);
103 /* blackout the MC */
104 blackout = REG_SET_FIELD(blackout,
105 MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE, 0);
106 WREG32(mmMC_SHARED_BLACKOUT_CNTL, blackout | 1);
107 }
108 /* wait for the MC to settle */
109 udelay(100);
110}
111
112static void gmc_v7_0_mc_resume(struct amdgpu_device *adev)
113{
114 u32 tmp;
115
116 /* unblackout the MC */
117 tmp = RREG32(mmMC_SHARED_BLACKOUT_CNTL);
118 tmp = REG_SET_FIELD(tmp, MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE, 0);
119 WREG32(mmMC_SHARED_BLACKOUT_CNTL, tmp);
120 /* allow CPU access */
121 tmp = REG_SET_FIELD(0, BIF_FB_EN, FB_READ_EN, 1);
122 tmp = REG_SET_FIELD(tmp, BIF_FB_EN, FB_WRITE_EN, 1);
123 WREG32(mmBIF_FB_EN, tmp);
124}
125
126/**
127 * gmc_v7_0_init_microcode - load ucode images from disk
128 *
129 * @adev: amdgpu_device pointer
130 *
131 * Use the firmware interface to load the ucode images into
132 * the driver (not loaded into hw).
133 * Returns 0 on success, error on failure.
134 */
135static int gmc_v7_0_init_microcode(struct amdgpu_device *adev)
136{
137 const char *chip_name;
138 int err;
139
140 DRM_DEBUG("\n");
141
142 switch (adev->asic_type) {
143 case CHIP_BONAIRE:
144 chip_name = "bonaire";
145 break;
146 case CHIP_HAWAII:
147 chip_name = "hawaii";
148 break;
149 case CHIP_TOPAZ:
150 chip_name = "topaz";
151 break;
152 case CHIP_KAVERI:
153 case CHIP_KABINI:
154 case CHIP_MULLINS:
155 return 0;
156 default:
157 return -EINVAL;
158 }
159
160 err = amdgpu_ucode_request(adev, &adev->gmc.fw, "amdgpu/%s_mc.bin", chip_name);
161 if (err) {
162 pr_err("cik_mc: Failed to load firmware \"%s_mc.bin\"\n", chip_name);
163 amdgpu_ucode_release(&adev->gmc.fw);
164 }
165 return err;
166}
167
168/**
169 * gmc_v7_0_mc_load_microcode - load MC ucode into the hw
170 *
171 * @adev: amdgpu_device pointer
172 *
173 * Load the GDDR MC ucode into the hw (CIK).
174 * Returns 0 on success, error on failure.
175 */
176static int gmc_v7_0_mc_load_microcode(struct amdgpu_device *adev)
177{
178 const struct mc_firmware_header_v1_0 *hdr;
179 const __le32 *fw_data = NULL;
180 const __le32 *io_mc_regs = NULL;
181 u32 running;
182 int i, ucode_size, regs_size;
183
184 if (!adev->gmc.fw)
185 return -EINVAL;
186
187 hdr = (const struct mc_firmware_header_v1_0 *)adev->gmc.fw->data;
188 amdgpu_ucode_print_mc_hdr(&hdr->header);
189
190 adev->gmc.fw_version = le32_to_cpu(hdr->header.ucode_version);
191 regs_size = le32_to_cpu(hdr->io_debug_size_bytes) / (4 * 2);
192 io_mc_regs = (const __le32 *)
193 (adev->gmc.fw->data + le32_to_cpu(hdr->io_debug_array_offset_bytes));
194 ucode_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4;
195 fw_data = (const __le32 *)
196 (adev->gmc.fw->data + le32_to_cpu(hdr->header.ucode_array_offset_bytes));
197
198 running = REG_GET_FIELD(RREG32(mmMC_SEQ_SUP_CNTL), MC_SEQ_SUP_CNTL, RUN);
199
200 if (running == 0) {
201 /* reset the engine and set to writable */
202 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000008);
203 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000010);
204
205 /* load mc io regs */
206 for (i = 0; i < regs_size; i++) {
207 WREG32(mmMC_SEQ_IO_DEBUG_INDEX, le32_to_cpup(io_mc_regs++));
208 WREG32(mmMC_SEQ_IO_DEBUG_DATA, le32_to_cpup(io_mc_regs++));
209 }
210 /* load the MC ucode */
211 for (i = 0; i < ucode_size; i++)
212 WREG32(mmMC_SEQ_SUP_PGM, le32_to_cpup(fw_data++));
213
214 /* put the engine back into the active state */
215 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000008);
216 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000004);
217 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000001);
218
219 /* wait for training to complete */
220 for (i = 0; i < adev->usec_timeout; i++) {
221 if (REG_GET_FIELD(RREG32(mmMC_SEQ_TRAIN_WAKEUP_CNTL),
222 MC_SEQ_TRAIN_WAKEUP_CNTL, TRAIN_DONE_D0))
223 break;
224 udelay(1);
225 }
226 for (i = 0; i < adev->usec_timeout; i++) {
227 if (REG_GET_FIELD(RREG32(mmMC_SEQ_TRAIN_WAKEUP_CNTL),
228 MC_SEQ_TRAIN_WAKEUP_CNTL, TRAIN_DONE_D1))
229 break;
230 udelay(1);
231 }
232 }
233
234 return 0;
235}
236
237static void gmc_v7_0_vram_gtt_location(struct amdgpu_device *adev,
238 struct amdgpu_gmc *mc)
239{
240 u64 base = RREG32(mmMC_VM_FB_LOCATION) & 0xFFFF;
241
242 base <<= 24;
243
244 amdgpu_gmc_set_agp_default(adev, mc);
245 amdgpu_gmc_vram_location(adev, mc, base);
246 amdgpu_gmc_gart_location(adev, mc, AMDGPU_GART_PLACEMENT_BEST_FIT);
247}
248
249/**
250 * gmc_v7_0_mc_program - program the GPU memory controller
251 *
252 * @adev: amdgpu_device pointer
253 *
254 * Set the location of vram, gart, and AGP in the GPU's
255 * physical address space (CIK).
256 */
257static void gmc_v7_0_mc_program(struct amdgpu_device *adev)
258{
259 struct amdgpu_ip_block *ip_block;
260 u32 tmp;
261 int i, j;
262
263 ip_block = amdgpu_device_ip_get_ip_block(adev, AMD_IP_BLOCK_TYPE_GMC);
264 if (!ip_block)
265 return;
266
267 /* Initialize HDP */
268 for (i = 0, j = 0; i < 32; i++, j += 0x6) {
269 WREG32((0xb05 + j), 0x00000000);
270 WREG32((0xb06 + j), 0x00000000);
271 WREG32((0xb07 + j), 0x00000000);
272 WREG32((0xb08 + j), 0x00000000);
273 WREG32((0xb09 + j), 0x00000000);
274 }
275 WREG32(mmHDP_REG_COHERENCY_FLUSH_CNTL, 0);
276
277 if (gmc_v7_0_wait_for_idle(ip_block))
278 dev_warn(adev->dev, "Wait for MC idle timedout !\n");
279
280 if (adev->mode_info.num_crtc) {
281 /* Lockout access through VGA aperture*/
282 tmp = RREG32(mmVGA_HDP_CONTROL);
283 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1);
284 WREG32(mmVGA_HDP_CONTROL, tmp);
285
286 /* disable VGA render */
287 tmp = RREG32(mmVGA_RENDER_CONTROL);
288 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0);
289 WREG32(mmVGA_RENDER_CONTROL, tmp);
290 }
291 /* Update configuration */
292 WREG32(mmMC_VM_SYSTEM_APERTURE_LOW_ADDR,
293 adev->gmc.vram_start >> 12);
294 WREG32(mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR,
295 adev->gmc.vram_end >> 12);
296 WREG32(mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR,
297 adev->mem_scratch.gpu_addr >> 12);
298 WREG32(mmMC_VM_AGP_BASE, 0);
299 WREG32(mmMC_VM_AGP_TOP, adev->gmc.agp_end >> 22);
300 WREG32(mmMC_VM_AGP_BOT, adev->gmc.agp_start >> 22);
301 if (gmc_v7_0_wait_for_idle(ip_block))
302 dev_warn(adev->dev, "Wait for MC idle timedout !\n");
303
304 WREG32(mmBIF_FB_EN, BIF_FB_EN__FB_READ_EN_MASK | BIF_FB_EN__FB_WRITE_EN_MASK);
305
306 tmp = RREG32(mmHDP_MISC_CNTL);
307 tmp = REG_SET_FIELD(tmp, HDP_MISC_CNTL, FLUSH_INVALIDATE_CACHE, 0);
308 WREG32(mmHDP_MISC_CNTL, tmp);
309
310 tmp = RREG32(mmHDP_HOST_PATH_CNTL);
311 WREG32(mmHDP_HOST_PATH_CNTL, tmp);
312}
313
314/**
315 * gmc_v7_0_mc_init - initialize the memory controller driver params
316 *
317 * @adev: amdgpu_device pointer
318 *
319 * Look up the amount of vram, vram width, and decide how to place
320 * vram and gart within the GPU's physical address space (CIK).
321 * Returns 0 for success.
322 */
323static int gmc_v7_0_mc_init(struct amdgpu_device *adev)
324{
325 int r;
326
327 adev->gmc.vram_width = amdgpu_atombios_get_vram_width(adev);
328 if (!adev->gmc.vram_width) {
329 u32 tmp;
330 int chansize, numchan;
331
332 /* Get VRAM informations */
333 tmp = RREG32(mmMC_ARB_RAMCFG);
334 if (REG_GET_FIELD(tmp, MC_ARB_RAMCFG, CHANSIZE))
335 chansize = 64;
336 else
337 chansize = 32;
338
339 tmp = RREG32(mmMC_SHARED_CHMAP);
340 switch (REG_GET_FIELD(tmp, MC_SHARED_CHMAP, NOOFCHAN)) {
341 case 0:
342 default:
343 numchan = 1;
344 break;
345 case 1:
346 numchan = 2;
347 break;
348 case 2:
349 numchan = 4;
350 break;
351 case 3:
352 numchan = 8;
353 break;
354 case 4:
355 numchan = 3;
356 break;
357 case 5:
358 numchan = 6;
359 break;
360 case 6:
361 numchan = 10;
362 break;
363 case 7:
364 numchan = 12;
365 break;
366 case 8:
367 numchan = 16;
368 break;
369 }
370 adev->gmc.vram_width = numchan * chansize;
371 }
372 /* size in MB on si */
373 adev->gmc.mc_vram_size = RREG32(mmCONFIG_MEMSIZE) * 1024ULL * 1024ULL;
374 adev->gmc.real_vram_size = RREG32(mmCONFIG_MEMSIZE) * 1024ULL * 1024ULL;
375
376 if (!(adev->flags & AMD_IS_APU)) {
377 r = amdgpu_device_resize_fb_bar(adev);
378 if (r)
379 return r;
380 }
381 adev->gmc.aper_base = pci_resource_start(adev->pdev, 0);
382 adev->gmc.aper_size = pci_resource_len(adev->pdev, 0);
383
384#ifdef CONFIG_X86_64
385 if ((adev->flags & AMD_IS_APU) &&
386 adev->gmc.real_vram_size > adev->gmc.aper_size &&
387 !amdgpu_passthrough(adev)) {
388 adev->gmc.aper_base = ((u64)RREG32(mmMC_VM_FB_OFFSET)) << 22;
389 adev->gmc.aper_size = adev->gmc.real_vram_size;
390 }
391#endif
392
393 adev->gmc.visible_vram_size = adev->gmc.aper_size;
394
395 /* set the gart size */
396 if (amdgpu_gart_size == -1) {
397 switch (adev->asic_type) {
398 case CHIP_TOPAZ: /* no MM engines */
399 default:
400 adev->gmc.gart_size = 256ULL << 20;
401 break;
402#ifdef CONFIG_DRM_AMDGPU_CIK
403 case CHIP_BONAIRE: /* UVD, VCE do not support GPUVM */
404 case CHIP_HAWAII: /* UVD, VCE do not support GPUVM */
405 case CHIP_KAVERI: /* UVD, VCE do not support GPUVM */
406 case CHIP_KABINI: /* UVD, VCE do not support GPUVM */
407 case CHIP_MULLINS: /* UVD, VCE do not support GPUVM */
408 adev->gmc.gart_size = 1024ULL << 20;
409 break;
410#endif
411 }
412 } else {
413 adev->gmc.gart_size = (u64)amdgpu_gart_size << 20;
414 }
415
416 adev->gmc.gart_size += adev->pm.smu_prv_buffer_size;
417 gmc_v7_0_vram_gtt_location(adev, &adev->gmc);
418
419 return 0;
420}
421
422/**
423 * gmc_v7_0_flush_gpu_tlb_pasid - tlb flush via pasid
424 *
425 * @adev: amdgpu_device pointer
426 * @pasid: pasid to be flush
427 * @flush_type: type of flush
428 * @all_hub: flush all hubs
429 * @inst: is used to select which instance of KIQ to use for the invalidation
430 *
431 * Flush the TLB for the requested pasid.
432 */
433static void gmc_v7_0_flush_gpu_tlb_pasid(struct amdgpu_device *adev,
434 uint16_t pasid, uint32_t flush_type,
435 bool all_hub, uint32_t inst)
436{
437 u32 mask = 0x0;
438 int vmid;
439
440 for (vmid = 1; vmid < 16; vmid++) {
441 u32 tmp = RREG32(mmATC_VMID0_PASID_MAPPING + vmid);
442
443 if ((tmp & ATC_VMID0_PASID_MAPPING__VALID_MASK) &&
444 (tmp & ATC_VMID0_PASID_MAPPING__PASID_MASK) == pasid)
445 mask |= 1 << vmid;
446 }
447
448 WREG32(mmVM_INVALIDATE_REQUEST, mask);
449 RREG32(mmVM_INVALIDATE_RESPONSE);
450}
451
452/*
453 * GART
454 * VMID 0 is the physical GPU addresses as used by the kernel.
455 * VMIDs 1-15 are used for userspace clients and are handled
456 * by the amdgpu vm/hsa code.
457 */
458
459/**
460 * gmc_v7_0_flush_gpu_tlb - gart tlb flush callback
461 *
462 * @adev: amdgpu_device pointer
463 * @vmid: vm instance to flush
464 * @vmhub: which hub to flush
465 * @flush_type: type of flush
466 * *
467 * Flush the TLB for the requested page table (CIK).
468 */
469static void gmc_v7_0_flush_gpu_tlb(struct amdgpu_device *adev, uint32_t vmid,
470 uint32_t vmhub, uint32_t flush_type)
471{
472 /* bits 0-15 are the VM contexts0-15 */
473 WREG32(mmVM_INVALIDATE_REQUEST, 1 << vmid);
474}
475
476static uint64_t gmc_v7_0_emit_flush_gpu_tlb(struct amdgpu_ring *ring,
477 unsigned int vmid, uint64_t pd_addr)
478{
479 uint32_t reg;
480
481 if (vmid < 8)
482 reg = mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + vmid;
483 else
484 reg = mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR + vmid - 8;
485 amdgpu_ring_emit_wreg(ring, reg, pd_addr >> 12);
486
487 /* bits 0-15 are the VM contexts0-15 */
488 amdgpu_ring_emit_wreg(ring, mmVM_INVALIDATE_REQUEST, 1 << vmid);
489
490 return pd_addr;
491}
492
493static void gmc_v7_0_emit_pasid_mapping(struct amdgpu_ring *ring, unsigned int vmid,
494 unsigned int pasid)
495{
496 amdgpu_ring_emit_wreg(ring, mmIH_VMID_0_LUT + vmid, pasid);
497}
498
499static void gmc_v7_0_get_vm_pde(struct amdgpu_device *adev, int level,
500 uint64_t *addr, uint64_t *flags)
501{
502 BUG_ON(*addr & 0xFFFFFF0000000FFFULL);
503}
504
505static void gmc_v7_0_get_vm_pte(struct amdgpu_device *adev,
506 struct amdgpu_bo_va_mapping *mapping,
507 uint64_t *flags)
508{
509 *flags &= ~AMDGPU_PTE_EXECUTABLE;
510 *flags &= ~AMDGPU_PTE_PRT;
511}
512
513/**
514 * gmc_v7_0_set_fault_enable_default - update VM fault handling
515 *
516 * @adev: amdgpu_device pointer
517 * @value: true redirects VM faults to the default page
518 */
519static void gmc_v7_0_set_fault_enable_default(struct amdgpu_device *adev,
520 bool value)
521{
522 u32 tmp;
523
524 tmp = RREG32(mmVM_CONTEXT1_CNTL);
525 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
526 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
527 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
528 DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
529 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
530 PDE0_PROTECTION_FAULT_ENABLE_DEFAULT, value);
531 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
532 VALID_PROTECTION_FAULT_ENABLE_DEFAULT, value);
533 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
534 READ_PROTECTION_FAULT_ENABLE_DEFAULT, value);
535 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
536 WRITE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
537 WREG32(mmVM_CONTEXT1_CNTL, tmp);
538}
539
540/**
541 * gmc_v7_0_set_prt - set PRT VM fault
542 *
543 * @adev: amdgpu_device pointer
544 * @enable: enable/disable VM fault handling for PRT
545 */
546static void gmc_v7_0_set_prt(struct amdgpu_device *adev, bool enable)
547{
548 uint32_t tmp;
549
550 if (enable && !adev->gmc.prt_warning) {
551 dev_warn(adev->dev, "Disabling VM faults because of PRT request!\n");
552 adev->gmc.prt_warning = true;
553 }
554
555 tmp = RREG32(mmVM_PRT_CNTL);
556 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
557 CB_DISABLE_READ_FAULT_ON_UNMAPPED_ACCESS, enable);
558 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
559 CB_DISABLE_WRITE_FAULT_ON_UNMAPPED_ACCESS, enable);
560 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
561 TC_DISABLE_READ_FAULT_ON_UNMAPPED_ACCESS, enable);
562 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
563 TC_DISABLE_WRITE_FAULT_ON_UNMAPPED_ACCESS, enable);
564 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
565 L2_CACHE_STORE_INVALID_ENTRIES, enable);
566 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
567 L1_TLB_STORE_INVALID_ENTRIES, enable);
568 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
569 MASK_PDE0_FAULT, enable);
570 WREG32(mmVM_PRT_CNTL, tmp);
571
572 if (enable) {
573 uint32_t low = AMDGPU_VA_RESERVED_BOTTOM >>
574 AMDGPU_GPU_PAGE_SHIFT;
575 uint32_t high = adev->vm_manager.max_pfn -
576 (AMDGPU_VA_RESERVED_TOP >> AMDGPU_GPU_PAGE_SHIFT);
577
578 WREG32(mmVM_PRT_APERTURE0_LOW_ADDR, low);
579 WREG32(mmVM_PRT_APERTURE1_LOW_ADDR, low);
580 WREG32(mmVM_PRT_APERTURE2_LOW_ADDR, low);
581 WREG32(mmVM_PRT_APERTURE3_LOW_ADDR, low);
582 WREG32(mmVM_PRT_APERTURE0_HIGH_ADDR, high);
583 WREG32(mmVM_PRT_APERTURE1_HIGH_ADDR, high);
584 WREG32(mmVM_PRT_APERTURE2_HIGH_ADDR, high);
585 WREG32(mmVM_PRT_APERTURE3_HIGH_ADDR, high);
586 } else {
587 WREG32(mmVM_PRT_APERTURE0_LOW_ADDR, 0xfffffff);
588 WREG32(mmVM_PRT_APERTURE1_LOW_ADDR, 0xfffffff);
589 WREG32(mmVM_PRT_APERTURE2_LOW_ADDR, 0xfffffff);
590 WREG32(mmVM_PRT_APERTURE3_LOW_ADDR, 0xfffffff);
591 WREG32(mmVM_PRT_APERTURE0_HIGH_ADDR, 0x0);
592 WREG32(mmVM_PRT_APERTURE1_HIGH_ADDR, 0x0);
593 WREG32(mmVM_PRT_APERTURE2_HIGH_ADDR, 0x0);
594 WREG32(mmVM_PRT_APERTURE3_HIGH_ADDR, 0x0);
595 }
596}
597
598/**
599 * gmc_v7_0_gart_enable - gart enable
600 *
601 * @adev: amdgpu_device pointer
602 *
603 * This sets up the TLBs, programs the page tables for VMID0,
604 * sets up the hw for VMIDs 1-15 which are allocated on
605 * demand, and sets up the global locations for the LDS, GDS,
606 * and GPUVM for FSA64 clients (CIK).
607 * Returns 0 for success, errors for failure.
608 */
609static int gmc_v7_0_gart_enable(struct amdgpu_device *adev)
610{
611 uint64_t table_addr;
612 u32 tmp, field;
613 int i;
614
615 if (adev->gart.bo == NULL) {
616 dev_err(adev->dev, "No VRAM object for PCIE GART.\n");
617 return -EINVAL;
618 }
619 amdgpu_gtt_mgr_recover(&adev->mman.gtt_mgr);
620 table_addr = amdgpu_bo_gpu_offset(adev->gart.bo);
621
622 /* Setup TLB control */
623 tmp = RREG32(mmMC_VM_MX_L1_TLB_CNTL);
624 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 1);
625 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_FRAGMENT_PROCESSING, 1);
626 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, SYSTEM_ACCESS_MODE, 3);
627 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_ADVANCED_DRIVER_MODEL, 1);
628 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, SYSTEM_APERTURE_UNMAPPED_ACCESS, 0);
629 WREG32(mmMC_VM_MX_L1_TLB_CNTL, tmp);
630 /* Setup L2 cache */
631 tmp = RREG32(mmVM_L2_CNTL);
632 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_CACHE, 1);
633 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING, 1);
634 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE, 1);
635 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE, 1);
636 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, EFFECTIVE_L2_QUEUE_SIZE, 7);
637 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, CONTEXT1_IDENTITY_ACCESS_MODE, 1);
638 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY, 1);
639 WREG32(mmVM_L2_CNTL, tmp);
640 tmp = REG_SET_FIELD(0, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1);
641 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1);
642 WREG32(mmVM_L2_CNTL2, tmp);
643
644 field = adev->vm_manager.fragment_size;
645 tmp = RREG32(mmVM_L2_CNTL3);
646 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, L2_CACHE_BIGK_ASSOCIATIVITY, 1);
647 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, field);
648 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, L2_CACHE_BIGK_FRAGMENT_SIZE, field);
649 WREG32(mmVM_L2_CNTL3, tmp);
650 /* setup context0 */
651 WREG32(mmVM_CONTEXT0_PAGE_TABLE_START_ADDR, adev->gmc.gart_start >> 12);
652 WREG32(mmVM_CONTEXT0_PAGE_TABLE_END_ADDR, adev->gmc.gart_end >> 12);
653 WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR, table_addr >> 12);
654 WREG32(mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,
655 (u32)(adev->dummy_page_addr >> 12));
656 WREG32(mmVM_CONTEXT0_CNTL2, 0);
657 tmp = RREG32(mmVM_CONTEXT0_CNTL);
658 tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, ENABLE_CONTEXT, 1);
659 tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0);
660 tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);
661 WREG32(mmVM_CONTEXT0_CNTL, tmp);
662
663 WREG32(0x575, 0);
664 WREG32(0x576, 0);
665 WREG32(0x577, 0);
666
667 /* empty context1-15 */
668 /* FIXME start with 4G, once using 2 level pt switch to full
669 * vm size space
670 */
671 /* set vm size, must be a multiple of 4 */
672 WREG32(mmVM_CONTEXT1_PAGE_TABLE_START_ADDR, 0);
673 WREG32(mmVM_CONTEXT1_PAGE_TABLE_END_ADDR, adev->vm_manager.max_pfn - 1);
674 for (i = 1; i < AMDGPU_NUM_VMID; i++) {
675 if (i < 8)
676 WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + i,
677 table_addr >> 12);
678 else
679 WREG32(mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR + i - 8,
680 table_addr >> 12);
681 }
682
683 /* enable context1-15 */
684 WREG32(mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR,
685 (u32)(adev->dummy_page_addr >> 12));
686 WREG32(mmVM_CONTEXT1_CNTL2, 4);
687 tmp = RREG32(mmVM_CONTEXT1_CNTL);
688 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, ENABLE_CONTEXT, 1);
689 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, 1);
690 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PAGE_TABLE_BLOCK_SIZE,
691 adev->vm_manager.block_size - 9);
692 WREG32(mmVM_CONTEXT1_CNTL, tmp);
693 if (amdgpu_vm_fault_stop == AMDGPU_VM_FAULT_STOP_ALWAYS)
694 gmc_v7_0_set_fault_enable_default(adev, false);
695 else
696 gmc_v7_0_set_fault_enable_default(adev, true);
697
698 if (adev->asic_type == CHIP_KAVERI) {
699 tmp = RREG32(mmCHUB_CONTROL);
700 tmp &= ~BYPASS_VM;
701 WREG32(mmCHUB_CONTROL, tmp);
702 }
703
704 gmc_v7_0_flush_gpu_tlb(adev, 0, 0, 0);
705 DRM_INFO("PCIE GART of %uM enabled (table at 0x%016llX).\n",
706 (unsigned int)(adev->gmc.gart_size >> 20),
707 (unsigned long long)table_addr);
708 return 0;
709}
710
711static int gmc_v7_0_gart_init(struct amdgpu_device *adev)
712{
713 int r;
714
715 if (adev->gart.bo) {
716 WARN(1, "R600 PCIE GART already initialized\n");
717 return 0;
718 }
719 /* Initialize common gart structure */
720 r = amdgpu_gart_init(adev);
721 if (r)
722 return r;
723 adev->gart.table_size = adev->gart.num_gpu_pages * 8;
724 adev->gart.gart_pte_flags = 0;
725 return amdgpu_gart_table_vram_alloc(adev);
726}
727
728/**
729 * gmc_v7_0_gart_disable - gart disable
730 *
731 * @adev: amdgpu_device pointer
732 *
733 * This disables all VM page table (CIK).
734 */
735static void gmc_v7_0_gart_disable(struct amdgpu_device *adev)
736{
737 u32 tmp;
738
739 /* Disable all tables */
740 WREG32(mmVM_CONTEXT0_CNTL, 0);
741 WREG32(mmVM_CONTEXT1_CNTL, 0);
742 /* Setup TLB control */
743 tmp = RREG32(mmMC_VM_MX_L1_TLB_CNTL);
744 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 0);
745 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_FRAGMENT_PROCESSING, 0);
746 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_ADVANCED_DRIVER_MODEL, 0);
747 WREG32(mmMC_VM_MX_L1_TLB_CNTL, tmp);
748 /* Setup L2 cache */
749 tmp = RREG32(mmVM_L2_CNTL);
750 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_CACHE, 0);
751 WREG32(mmVM_L2_CNTL, tmp);
752 WREG32(mmVM_L2_CNTL2, 0);
753}
754
755/**
756 * gmc_v7_0_vm_decode_fault - print human readable fault info
757 *
758 * @adev: amdgpu_device pointer
759 * @status: VM_CONTEXT1_PROTECTION_FAULT_STATUS register value
760 * @addr: VM_CONTEXT1_PROTECTION_FAULT_ADDR register value
761 * @mc_client: VM_CONTEXT1_PROTECTION_FAULT_MCCLIENT register value
762 * @pasid: debug logging only - no functional use
763 *
764 * Print human readable fault information (CIK).
765 */
766static void gmc_v7_0_vm_decode_fault(struct amdgpu_device *adev, u32 status,
767 u32 addr, u32 mc_client, unsigned int pasid)
768{
769 u32 vmid = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS, VMID);
770 u32 protections = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,
771 PROTECTIONS);
772 char block[5] = { mc_client >> 24, (mc_client >> 16) & 0xff,
773 (mc_client >> 8) & 0xff, mc_client & 0xff, 0 };
774 u32 mc_id;
775
776 mc_id = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,
777 MEMORY_CLIENT_ID);
778
779 dev_err(adev->dev, "VM fault (0x%02x, vmid %d, pasid %d) at page %u, %s from '%s' (0x%08x) (%d)\n",
780 protections, vmid, pasid, addr,
781 REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,
782 MEMORY_CLIENT_RW) ?
783 "write" : "read", block, mc_client, mc_id);
784}
785
786
787static const u32 mc_cg_registers[] = {
788 mmMC_HUB_MISC_HUB_CG,
789 mmMC_HUB_MISC_SIP_CG,
790 mmMC_HUB_MISC_VM_CG,
791 mmMC_XPB_CLK_GAT,
792 mmATC_MISC_CG,
793 mmMC_CITF_MISC_WR_CG,
794 mmMC_CITF_MISC_RD_CG,
795 mmMC_CITF_MISC_VM_CG,
796 mmVM_L2_CG,
797};
798
799static const u32 mc_cg_ls_en[] = {
800 MC_HUB_MISC_HUB_CG__MEM_LS_ENABLE_MASK,
801 MC_HUB_MISC_SIP_CG__MEM_LS_ENABLE_MASK,
802 MC_HUB_MISC_VM_CG__MEM_LS_ENABLE_MASK,
803 MC_XPB_CLK_GAT__MEM_LS_ENABLE_MASK,
804 ATC_MISC_CG__MEM_LS_ENABLE_MASK,
805 MC_CITF_MISC_WR_CG__MEM_LS_ENABLE_MASK,
806 MC_CITF_MISC_RD_CG__MEM_LS_ENABLE_MASK,
807 MC_CITF_MISC_VM_CG__MEM_LS_ENABLE_MASK,
808 VM_L2_CG__MEM_LS_ENABLE_MASK,
809};
810
811static const u32 mc_cg_en[] = {
812 MC_HUB_MISC_HUB_CG__ENABLE_MASK,
813 MC_HUB_MISC_SIP_CG__ENABLE_MASK,
814 MC_HUB_MISC_VM_CG__ENABLE_MASK,
815 MC_XPB_CLK_GAT__ENABLE_MASK,
816 ATC_MISC_CG__ENABLE_MASK,
817 MC_CITF_MISC_WR_CG__ENABLE_MASK,
818 MC_CITF_MISC_RD_CG__ENABLE_MASK,
819 MC_CITF_MISC_VM_CG__ENABLE_MASK,
820 VM_L2_CG__ENABLE_MASK,
821};
822
823static void gmc_v7_0_enable_mc_ls(struct amdgpu_device *adev,
824 bool enable)
825{
826 int i;
827 u32 orig, data;
828
829 for (i = 0; i < ARRAY_SIZE(mc_cg_registers); i++) {
830 orig = data = RREG32(mc_cg_registers[i]);
831 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_MC_LS))
832 data |= mc_cg_ls_en[i];
833 else
834 data &= ~mc_cg_ls_en[i];
835 if (data != orig)
836 WREG32(mc_cg_registers[i], data);
837 }
838}
839
840static void gmc_v7_0_enable_mc_mgcg(struct amdgpu_device *adev,
841 bool enable)
842{
843 int i;
844 u32 orig, data;
845
846 for (i = 0; i < ARRAY_SIZE(mc_cg_registers); i++) {
847 orig = data = RREG32(mc_cg_registers[i]);
848 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_MC_MGCG))
849 data |= mc_cg_en[i];
850 else
851 data &= ~mc_cg_en[i];
852 if (data != orig)
853 WREG32(mc_cg_registers[i], data);
854 }
855}
856
857static void gmc_v7_0_enable_bif_mgls(struct amdgpu_device *adev,
858 bool enable)
859{
860 u32 orig, data;
861
862 orig = data = RREG32_PCIE(ixPCIE_CNTL2);
863
864 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_BIF_LS)) {
865 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_LS_EN, 1);
866 data = REG_SET_FIELD(data, PCIE_CNTL2, MST_MEM_LS_EN, 1);
867 data = REG_SET_FIELD(data, PCIE_CNTL2, REPLAY_MEM_LS_EN, 1);
868 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_AGGRESSIVE_LS_EN, 1);
869 } else {
870 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_LS_EN, 0);
871 data = REG_SET_FIELD(data, PCIE_CNTL2, MST_MEM_LS_EN, 0);
872 data = REG_SET_FIELD(data, PCIE_CNTL2, REPLAY_MEM_LS_EN, 0);
873 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_AGGRESSIVE_LS_EN, 0);
874 }
875
876 if (orig != data)
877 WREG32_PCIE(ixPCIE_CNTL2, data);
878}
879
880static void gmc_v7_0_enable_hdp_mgcg(struct amdgpu_device *adev,
881 bool enable)
882{
883 u32 orig, data;
884
885 orig = data = RREG32(mmHDP_HOST_PATH_CNTL);
886
887 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_HDP_MGCG))
888 data = REG_SET_FIELD(data, HDP_HOST_PATH_CNTL, CLOCK_GATING_DIS, 0);
889 else
890 data = REG_SET_FIELD(data, HDP_HOST_PATH_CNTL, CLOCK_GATING_DIS, 1);
891
892 if (orig != data)
893 WREG32(mmHDP_HOST_PATH_CNTL, data);
894}
895
896static void gmc_v7_0_enable_hdp_ls(struct amdgpu_device *adev,
897 bool enable)
898{
899 u32 orig, data;
900
901 orig = data = RREG32(mmHDP_MEM_POWER_LS);
902
903 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_HDP_LS))
904 data = REG_SET_FIELD(data, HDP_MEM_POWER_LS, LS_ENABLE, 1);
905 else
906 data = REG_SET_FIELD(data, HDP_MEM_POWER_LS, LS_ENABLE, 0);
907
908 if (orig != data)
909 WREG32(mmHDP_MEM_POWER_LS, data);
910}
911
912static int gmc_v7_0_convert_vram_type(int mc_seq_vram_type)
913{
914 switch (mc_seq_vram_type) {
915 case MC_SEQ_MISC0__MT__GDDR1:
916 return AMDGPU_VRAM_TYPE_GDDR1;
917 case MC_SEQ_MISC0__MT__DDR2:
918 return AMDGPU_VRAM_TYPE_DDR2;
919 case MC_SEQ_MISC0__MT__GDDR3:
920 return AMDGPU_VRAM_TYPE_GDDR3;
921 case MC_SEQ_MISC0__MT__GDDR4:
922 return AMDGPU_VRAM_TYPE_GDDR4;
923 case MC_SEQ_MISC0__MT__GDDR5:
924 return AMDGPU_VRAM_TYPE_GDDR5;
925 case MC_SEQ_MISC0__MT__HBM:
926 return AMDGPU_VRAM_TYPE_HBM;
927 case MC_SEQ_MISC0__MT__DDR3:
928 return AMDGPU_VRAM_TYPE_DDR3;
929 default:
930 return AMDGPU_VRAM_TYPE_UNKNOWN;
931 }
932}
933
934static int gmc_v7_0_early_init(struct amdgpu_ip_block *ip_block)
935{
936 struct amdgpu_device *adev = ip_block->adev;
937
938 gmc_v7_0_set_gmc_funcs(adev);
939 gmc_v7_0_set_irq_funcs(adev);
940
941 adev->gmc.shared_aperture_start = 0x2000000000000000ULL;
942 adev->gmc.shared_aperture_end =
943 adev->gmc.shared_aperture_start + (4ULL << 30) - 1;
944 adev->gmc.private_aperture_start =
945 adev->gmc.shared_aperture_end + 1;
946 adev->gmc.private_aperture_end =
947 adev->gmc.private_aperture_start + (4ULL << 30) - 1;
948 adev->gmc.noretry_flags = AMDGPU_VM_NORETRY_FLAGS_TF;
949
950 return 0;
951}
952
953static int gmc_v7_0_late_init(struct amdgpu_ip_block *ip_block)
954{
955 struct amdgpu_device *adev = ip_block->adev;
956
957 if (amdgpu_vm_fault_stop != AMDGPU_VM_FAULT_STOP_ALWAYS)
958 return amdgpu_irq_get(adev, &adev->gmc.vm_fault, 0);
959 else
960 return 0;
961}
962
963static unsigned int gmc_v7_0_get_vbios_fb_size(struct amdgpu_device *adev)
964{
965 u32 d1vga_control = RREG32(mmD1VGA_CONTROL);
966 unsigned int size;
967
968 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) {
969 size = AMDGPU_VBIOS_VGA_ALLOCATION;
970 } else {
971 u32 viewport = RREG32(mmVIEWPORT_SIZE);
972
973 size = (REG_GET_FIELD(viewport, VIEWPORT_SIZE, VIEWPORT_HEIGHT) *
974 REG_GET_FIELD(viewport, VIEWPORT_SIZE, VIEWPORT_WIDTH) *
975 4);
976 }
977
978 return size;
979}
980
981static int gmc_v7_0_sw_init(struct amdgpu_ip_block *ip_block)
982{
983 int r;
984 struct amdgpu_device *adev = ip_block->adev;
985
986 set_bit(AMDGPU_GFXHUB(0), adev->vmhubs_mask);
987
988 if (adev->flags & AMD_IS_APU) {
989 adev->gmc.vram_type = AMDGPU_VRAM_TYPE_UNKNOWN;
990 } else {
991 u32 tmp = RREG32(mmMC_SEQ_MISC0);
992
993 tmp &= MC_SEQ_MISC0__MT__MASK;
994 adev->gmc.vram_type = gmc_v7_0_convert_vram_type(tmp);
995 }
996
997 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_GFX_PAGE_INV_FAULT, &adev->gmc.vm_fault);
998 if (r)
999 return r;
1000
1001 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_GFX_MEM_PROT_FAULT, &adev->gmc.vm_fault);
1002 if (r)
1003 return r;
1004
1005 /* Adjust VM size here.
1006 * Currently set to 4GB ((1 << 20) 4k pages).
1007 * Max GPUVM size for cayman and SI is 40 bits.
1008 */
1009 amdgpu_vm_adjust_size(adev, 64, 9, 1, 40);
1010
1011 /* Set the internal MC address mask
1012 * This is the max address of the GPU's
1013 * internal address space.
1014 */
1015 adev->gmc.mc_mask = 0xffffffffffULL; /* 40 bit MC */
1016
1017 r = dma_set_mask_and_coherent(adev->dev, DMA_BIT_MASK(40));
1018 if (r) {
1019 pr_warn("No suitable DMA available\n");
1020 return r;
1021 }
1022 adev->need_swiotlb = drm_need_swiotlb(40);
1023
1024 r = gmc_v7_0_init_microcode(adev);
1025 if (r) {
1026 DRM_ERROR("Failed to load mc firmware!\n");
1027 return r;
1028 }
1029
1030 r = gmc_v7_0_mc_init(adev);
1031 if (r)
1032 return r;
1033
1034 amdgpu_gmc_get_vbios_allocations(adev);
1035
1036 /* Memory manager */
1037 r = amdgpu_bo_init(adev);
1038 if (r)
1039 return r;
1040
1041 r = gmc_v7_0_gart_init(adev);
1042 if (r)
1043 return r;
1044
1045 /*
1046 * number of VMs
1047 * VMID 0 is reserved for System
1048 * amdgpu graphics/compute will use VMIDs 1-7
1049 * amdkfd will use VMIDs 8-15
1050 */
1051 adev->vm_manager.first_kfd_vmid = 8;
1052 amdgpu_vm_manager_init(adev);
1053
1054 /* base offset of vram pages */
1055 if (adev->flags & AMD_IS_APU) {
1056 u64 tmp = RREG32(mmMC_VM_FB_OFFSET);
1057
1058 tmp <<= 22;
1059 adev->vm_manager.vram_base_offset = tmp;
1060 } else {
1061 adev->vm_manager.vram_base_offset = 0;
1062 }
1063
1064 adev->gmc.vm_fault_info = kmalloc(sizeof(struct kfd_vm_fault_info),
1065 GFP_KERNEL);
1066 if (!adev->gmc.vm_fault_info)
1067 return -ENOMEM;
1068 atomic_set(&adev->gmc.vm_fault_info_updated, 0);
1069
1070 return 0;
1071}
1072
1073static int gmc_v7_0_sw_fini(struct amdgpu_ip_block *ip_block)
1074{
1075 struct amdgpu_device *adev = ip_block->adev;
1076
1077 amdgpu_gem_force_release(adev);
1078 amdgpu_vm_manager_fini(adev);
1079 kfree(adev->gmc.vm_fault_info);
1080 amdgpu_gart_table_vram_free(adev);
1081 amdgpu_bo_fini(adev);
1082 amdgpu_ucode_release(&adev->gmc.fw);
1083
1084 return 0;
1085}
1086
1087static int gmc_v7_0_hw_init(struct amdgpu_ip_block *ip_block)
1088{
1089 int r;
1090 struct amdgpu_device *adev = ip_block->adev;
1091
1092 gmc_v7_0_init_golden_registers(adev);
1093
1094 gmc_v7_0_mc_program(adev);
1095
1096 if (!(adev->flags & AMD_IS_APU)) {
1097 r = gmc_v7_0_mc_load_microcode(adev);
1098 if (r) {
1099 DRM_ERROR("Failed to load MC firmware!\n");
1100 return r;
1101 }
1102 }
1103
1104 r = gmc_v7_0_gart_enable(adev);
1105 if (r)
1106 return r;
1107
1108 if (amdgpu_emu_mode == 1)
1109 return amdgpu_gmc_vram_checking(adev);
1110
1111 return 0;
1112}
1113
1114static int gmc_v7_0_hw_fini(struct amdgpu_ip_block *ip_block)
1115{
1116 struct amdgpu_device *adev = ip_block->adev;
1117
1118 amdgpu_irq_put(adev, &adev->gmc.vm_fault, 0);
1119 gmc_v7_0_gart_disable(adev);
1120
1121 return 0;
1122}
1123
1124static int gmc_v7_0_suspend(struct amdgpu_ip_block *ip_block)
1125{
1126 gmc_v7_0_hw_fini(ip_block);
1127
1128 return 0;
1129}
1130
1131static int gmc_v7_0_resume(struct amdgpu_ip_block *ip_block)
1132{
1133 int r;
1134
1135 r = gmc_v7_0_hw_init(ip_block);
1136 if (r)
1137 return r;
1138
1139 amdgpu_vmid_reset_all(ip_block->adev);
1140
1141 return 0;
1142}
1143
1144static bool gmc_v7_0_is_idle(void *handle)
1145{
1146 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1147 u32 tmp = RREG32(mmSRBM_STATUS);
1148
1149 if (tmp & (SRBM_STATUS__MCB_BUSY_MASK | SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK |
1150 SRBM_STATUS__MCC_BUSY_MASK | SRBM_STATUS__MCD_BUSY_MASK | SRBM_STATUS__VMC_BUSY_MASK))
1151 return false;
1152
1153 return true;
1154}
1155
1156static int gmc_v7_0_wait_for_idle(struct amdgpu_ip_block *ip_block)
1157{
1158 unsigned int i;
1159 u32 tmp;
1160 struct amdgpu_device *adev = ip_block->adev;
1161
1162 for (i = 0; i < adev->usec_timeout; i++) {
1163 /* read MC_STATUS */
1164 tmp = RREG32(mmSRBM_STATUS) & (SRBM_STATUS__MCB_BUSY_MASK |
1165 SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK |
1166 SRBM_STATUS__MCC_BUSY_MASK |
1167 SRBM_STATUS__MCD_BUSY_MASK |
1168 SRBM_STATUS__VMC_BUSY_MASK);
1169 if (!tmp)
1170 return 0;
1171 udelay(1);
1172 }
1173 return -ETIMEDOUT;
1174
1175}
1176
1177static int gmc_v7_0_soft_reset(struct amdgpu_ip_block *ip_block)
1178{
1179 struct amdgpu_device *adev = ip_block->adev;
1180 u32 srbm_soft_reset = 0;
1181 u32 tmp = RREG32(mmSRBM_STATUS);
1182
1183 if (tmp & SRBM_STATUS__VMC_BUSY_MASK)
1184 srbm_soft_reset = REG_SET_FIELD(srbm_soft_reset,
1185 SRBM_SOFT_RESET, SOFT_RESET_VMC, 1);
1186
1187 if (tmp & (SRBM_STATUS__MCB_BUSY_MASK | SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK |
1188 SRBM_STATUS__MCC_BUSY_MASK | SRBM_STATUS__MCD_BUSY_MASK)) {
1189 if (!(adev->flags & AMD_IS_APU))
1190 srbm_soft_reset = REG_SET_FIELD(srbm_soft_reset,
1191 SRBM_SOFT_RESET, SOFT_RESET_MC, 1);
1192 }
1193
1194 if (srbm_soft_reset) {
1195 gmc_v7_0_mc_stop(adev);
1196 if (gmc_v7_0_wait_for_idle(ip_block))
1197 dev_warn(adev->dev, "Wait for GMC idle timed out !\n");
1198
1199 tmp = RREG32(mmSRBM_SOFT_RESET);
1200 tmp |= srbm_soft_reset;
1201 dev_info(adev->dev, "SRBM_SOFT_RESET=0x%08X\n", tmp);
1202 WREG32(mmSRBM_SOFT_RESET, tmp);
1203 tmp = RREG32(mmSRBM_SOFT_RESET);
1204
1205 udelay(50);
1206
1207 tmp &= ~srbm_soft_reset;
1208 WREG32(mmSRBM_SOFT_RESET, tmp);
1209 tmp = RREG32(mmSRBM_SOFT_RESET);
1210
1211 /* Wait a little for things to settle down */
1212 udelay(50);
1213
1214 gmc_v7_0_mc_resume(adev);
1215 udelay(50);
1216 }
1217
1218 return 0;
1219}
1220
1221static int gmc_v7_0_vm_fault_interrupt_state(struct amdgpu_device *adev,
1222 struct amdgpu_irq_src *src,
1223 unsigned int type,
1224 enum amdgpu_interrupt_state state)
1225{
1226 u32 tmp;
1227 u32 bits = (VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1228 VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1229 VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1230 VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1231 VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1232 VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK);
1233
1234 switch (state) {
1235 case AMDGPU_IRQ_STATE_DISABLE:
1236 /* system context */
1237 tmp = RREG32(mmVM_CONTEXT0_CNTL);
1238 tmp &= ~bits;
1239 WREG32(mmVM_CONTEXT0_CNTL, tmp);
1240 /* VMs */
1241 tmp = RREG32(mmVM_CONTEXT1_CNTL);
1242 tmp &= ~bits;
1243 WREG32(mmVM_CONTEXT1_CNTL, tmp);
1244 break;
1245 case AMDGPU_IRQ_STATE_ENABLE:
1246 /* system context */
1247 tmp = RREG32(mmVM_CONTEXT0_CNTL);
1248 tmp |= bits;
1249 WREG32(mmVM_CONTEXT0_CNTL, tmp);
1250 /* VMs */
1251 tmp = RREG32(mmVM_CONTEXT1_CNTL);
1252 tmp |= bits;
1253 WREG32(mmVM_CONTEXT1_CNTL, tmp);
1254 break;
1255 default:
1256 break;
1257 }
1258
1259 return 0;
1260}
1261
1262static int gmc_v7_0_process_interrupt(struct amdgpu_device *adev,
1263 struct amdgpu_irq_src *source,
1264 struct amdgpu_iv_entry *entry)
1265{
1266 u32 addr, status, mc_client, vmid;
1267
1268 addr = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_ADDR);
1269 status = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_STATUS);
1270 mc_client = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT);
1271 /* reset addr and status */
1272 WREG32_P(mmVM_CONTEXT1_CNTL2, 1, ~1);
1273
1274 if (!addr && !status)
1275 return 0;
1276
1277 amdgpu_vm_update_fault_cache(adev, entry->pasid,
1278 ((u64)addr) << AMDGPU_GPU_PAGE_SHIFT, status, AMDGPU_GFXHUB(0));
1279
1280 if (amdgpu_vm_fault_stop == AMDGPU_VM_FAULT_STOP_FIRST)
1281 gmc_v7_0_set_fault_enable_default(adev, false);
1282
1283 if (printk_ratelimit()) {
1284 dev_err(adev->dev, "GPU fault detected: %d 0x%08x\n",
1285 entry->src_id, entry->src_data[0]);
1286 dev_err(adev->dev, " VM_CONTEXT1_PROTECTION_FAULT_ADDR 0x%08X\n",
1287 addr);
1288 dev_err(adev->dev, " VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n",
1289 status);
1290 gmc_v7_0_vm_decode_fault(adev, status, addr, mc_client,
1291 entry->pasid);
1292 }
1293
1294 vmid = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,
1295 VMID);
1296 if (amdgpu_amdkfd_is_kfd_vmid(adev, vmid)
1297 && !atomic_read(&adev->gmc.vm_fault_info_updated)) {
1298 struct kfd_vm_fault_info *info = adev->gmc.vm_fault_info;
1299 u32 protections = REG_GET_FIELD(status,
1300 VM_CONTEXT1_PROTECTION_FAULT_STATUS,
1301 PROTECTIONS);
1302
1303 info->vmid = vmid;
1304 info->mc_id = REG_GET_FIELD(status,
1305 VM_CONTEXT1_PROTECTION_FAULT_STATUS,
1306 MEMORY_CLIENT_ID);
1307 info->status = status;
1308 info->page_addr = addr;
1309 info->prot_valid = protections & 0x7 ? true : false;
1310 info->prot_read = protections & 0x8 ? true : false;
1311 info->prot_write = protections & 0x10 ? true : false;
1312 info->prot_exec = protections & 0x20 ? true : false;
1313 mb();
1314 atomic_set(&adev->gmc.vm_fault_info_updated, 1);
1315 }
1316
1317 return 0;
1318}
1319
1320static int gmc_v7_0_set_clockgating_state(void *handle,
1321 enum amd_clockgating_state state)
1322{
1323 bool gate = false;
1324 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1325
1326 if (state == AMD_CG_STATE_GATE)
1327 gate = true;
1328
1329 if (!(adev->flags & AMD_IS_APU)) {
1330 gmc_v7_0_enable_mc_mgcg(adev, gate);
1331 gmc_v7_0_enable_mc_ls(adev, gate);
1332 }
1333 gmc_v7_0_enable_bif_mgls(adev, gate);
1334 gmc_v7_0_enable_hdp_mgcg(adev, gate);
1335 gmc_v7_0_enable_hdp_ls(adev, gate);
1336
1337 return 0;
1338}
1339
1340static int gmc_v7_0_set_powergating_state(void *handle,
1341 enum amd_powergating_state state)
1342{
1343 return 0;
1344}
1345
1346static const struct amd_ip_funcs gmc_v7_0_ip_funcs = {
1347 .name = "gmc_v7_0",
1348 .early_init = gmc_v7_0_early_init,
1349 .late_init = gmc_v7_0_late_init,
1350 .sw_init = gmc_v7_0_sw_init,
1351 .sw_fini = gmc_v7_0_sw_fini,
1352 .hw_init = gmc_v7_0_hw_init,
1353 .hw_fini = gmc_v7_0_hw_fini,
1354 .suspend = gmc_v7_0_suspend,
1355 .resume = gmc_v7_0_resume,
1356 .is_idle = gmc_v7_0_is_idle,
1357 .wait_for_idle = gmc_v7_0_wait_for_idle,
1358 .soft_reset = gmc_v7_0_soft_reset,
1359 .set_clockgating_state = gmc_v7_0_set_clockgating_state,
1360 .set_powergating_state = gmc_v7_0_set_powergating_state,
1361};
1362
1363static const struct amdgpu_gmc_funcs gmc_v7_0_gmc_funcs = {
1364 .flush_gpu_tlb = gmc_v7_0_flush_gpu_tlb,
1365 .flush_gpu_tlb_pasid = gmc_v7_0_flush_gpu_tlb_pasid,
1366 .emit_flush_gpu_tlb = gmc_v7_0_emit_flush_gpu_tlb,
1367 .emit_pasid_mapping = gmc_v7_0_emit_pasid_mapping,
1368 .set_prt = gmc_v7_0_set_prt,
1369 .get_vm_pde = gmc_v7_0_get_vm_pde,
1370 .get_vm_pte = gmc_v7_0_get_vm_pte,
1371 .get_vbios_fb_size = gmc_v7_0_get_vbios_fb_size,
1372};
1373
1374static const struct amdgpu_irq_src_funcs gmc_v7_0_irq_funcs = {
1375 .set = gmc_v7_0_vm_fault_interrupt_state,
1376 .process = gmc_v7_0_process_interrupt,
1377};
1378
1379static void gmc_v7_0_set_gmc_funcs(struct amdgpu_device *adev)
1380{
1381 adev->gmc.gmc_funcs = &gmc_v7_0_gmc_funcs;
1382}
1383
1384static void gmc_v7_0_set_irq_funcs(struct amdgpu_device *adev)
1385{
1386 adev->gmc.vm_fault.num_types = 1;
1387 adev->gmc.vm_fault.funcs = &gmc_v7_0_irq_funcs;
1388}
1389
1390const struct amdgpu_ip_block_version gmc_v7_0_ip_block = {
1391 .type = AMD_IP_BLOCK_TYPE_GMC,
1392 .major = 7,
1393 .minor = 0,
1394 .rev = 0,
1395 .funcs = &gmc_v7_0_ip_funcs,
1396};
1397
1398const struct amdgpu_ip_block_version gmc_v7_4_ip_block = {
1399 .type = AMD_IP_BLOCK_TYPE_GMC,
1400 .major = 7,
1401 .minor = 4,
1402 .rev = 0,
1403 .funcs = &gmc_v7_0_ip_funcs,
1404};