Loading...
1/*
2 * Copyright © 2016 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 */
24
25#include <linux/string_helpers.h>
26
27#include <drm/drm_print.h>
28#include <drm/i915_pciids.h>
29
30#include "gt/intel_gt_regs.h"
31#include "i915_drv.h"
32#include "i915_reg.h"
33#include "i915_utils.h"
34#include "intel_device_info.h"
35
36#define PLATFORM_NAME(x) [INTEL_##x] = #x
37static const char * const platform_names[] = {
38 PLATFORM_NAME(I830),
39 PLATFORM_NAME(I845G),
40 PLATFORM_NAME(I85X),
41 PLATFORM_NAME(I865G),
42 PLATFORM_NAME(I915G),
43 PLATFORM_NAME(I915GM),
44 PLATFORM_NAME(I945G),
45 PLATFORM_NAME(I945GM),
46 PLATFORM_NAME(G33),
47 PLATFORM_NAME(PINEVIEW),
48 PLATFORM_NAME(I965G),
49 PLATFORM_NAME(I965GM),
50 PLATFORM_NAME(G45),
51 PLATFORM_NAME(GM45),
52 PLATFORM_NAME(IRONLAKE),
53 PLATFORM_NAME(SANDYBRIDGE),
54 PLATFORM_NAME(IVYBRIDGE),
55 PLATFORM_NAME(VALLEYVIEW),
56 PLATFORM_NAME(HASWELL),
57 PLATFORM_NAME(BROADWELL),
58 PLATFORM_NAME(CHERRYVIEW),
59 PLATFORM_NAME(SKYLAKE),
60 PLATFORM_NAME(BROXTON),
61 PLATFORM_NAME(KABYLAKE),
62 PLATFORM_NAME(GEMINILAKE),
63 PLATFORM_NAME(COFFEELAKE),
64 PLATFORM_NAME(COMETLAKE),
65 PLATFORM_NAME(ICELAKE),
66 PLATFORM_NAME(ELKHARTLAKE),
67 PLATFORM_NAME(JASPERLAKE),
68 PLATFORM_NAME(TIGERLAKE),
69 PLATFORM_NAME(ROCKETLAKE),
70 PLATFORM_NAME(DG1),
71 PLATFORM_NAME(ALDERLAKE_S),
72 PLATFORM_NAME(ALDERLAKE_P),
73 PLATFORM_NAME(XEHPSDV),
74 PLATFORM_NAME(DG2),
75 PLATFORM_NAME(PONTEVECCHIO),
76 PLATFORM_NAME(METEORLAKE),
77};
78#undef PLATFORM_NAME
79
80const char *intel_platform_name(enum intel_platform platform)
81{
82 BUILD_BUG_ON(ARRAY_SIZE(platform_names) != INTEL_MAX_PLATFORMS);
83
84 if (WARN_ON_ONCE(platform >= ARRAY_SIZE(platform_names) ||
85 platform_names[platform] == NULL))
86 return "<unknown>";
87
88 return platform_names[platform];
89}
90
91void intel_device_info_print(const struct intel_device_info *info,
92 const struct intel_runtime_info *runtime,
93 struct drm_printer *p)
94{
95 if (runtime->graphics.ip.rel)
96 drm_printf(p, "graphics version: %u.%02u\n",
97 runtime->graphics.ip.ver,
98 runtime->graphics.ip.rel);
99 else
100 drm_printf(p, "graphics version: %u\n",
101 runtime->graphics.ip.ver);
102
103 if (runtime->media.ip.rel)
104 drm_printf(p, "media version: %u.%02u\n",
105 runtime->media.ip.ver,
106 runtime->media.ip.rel);
107 else
108 drm_printf(p, "media version: %u\n",
109 runtime->media.ip.ver);
110
111 drm_printf(p, "graphics stepping: %s\n", intel_step_name(runtime->step.graphics_step));
112 drm_printf(p, "media stepping: %s\n", intel_step_name(runtime->step.media_step));
113 drm_printf(p, "display stepping: %s\n", intel_step_name(runtime->step.display_step));
114 drm_printf(p, "base die stepping: %s\n", intel_step_name(runtime->step.basedie_step));
115
116 drm_printf(p, "gt: %d\n", info->gt);
117 drm_printf(p, "memory-regions: 0x%x\n", info->memory_regions);
118 drm_printf(p, "page-sizes: 0x%x\n", runtime->page_sizes);
119 drm_printf(p, "platform: %s\n", intel_platform_name(info->platform));
120 drm_printf(p, "ppgtt-size: %d\n", runtime->ppgtt_size);
121 drm_printf(p, "ppgtt-type: %d\n", runtime->ppgtt_type);
122 drm_printf(p, "dma_mask_size: %u\n", info->dma_mask_size);
123
124#define PRINT_FLAG(name) drm_printf(p, "%s: %s\n", #name, str_yes_no(info->name))
125 DEV_INFO_FOR_EACH_FLAG(PRINT_FLAG);
126#undef PRINT_FLAG
127
128 drm_printf(p, "has_pooled_eu: %s\n", str_yes_no(runtime->has_pooled_eu));
129 drm_printf(p, "rawclk rate: %u kHz\n", runtime->rawclk_freq);
130}
131
132#undef INTEL_VGA_DEVICE
133#define INTEL_VGA_DEVICE(id, info) (id)
134
135static const u16 subplatform_ult_ids[] = {
136 INTEL_HSW_ULT_GT1_IDS(0),
137 INTEL_HSW_ULT_GT2_IDS(0),
138 INTEL_HSW_ULT_GT3_IDS(0),
139 INTEL_BDW_ULT_GT1_IDS(0),
140 INTEL_BDW_ULT_GT2_IDS(0),
141 INTEL_BDW_ULT_GT3_IDS(0),
142 INTEL_BDW_ULT_RSVD_IDS(0),
143 INTEL_SKL_ULT_GT1_IDS(0),
144 INTEL_SKL_ULT_GT2_IDS(0),
145 INTEL_SKL_ULT_GT3_IDS(0),
146 INTEL_KBL_ULT_GT1_IDS(0),
147 INTEL_KBL_ULT_GT2_IDS(0),
148 INTEL_KBL_ULT_GT3_IDS(0),
149 INTEL_CFL_U_GT2_IDS(0),
150 INTEL_CFL_U_GT3_IDS(0),
151 INTEL_WHL_U_GT1_IDS(0),
152 INTEL_WHL_U_GT2_IDS(0),
153 INTEL_WHL_U_GT3_IDS(0),
154 INTEL_CML_U_GT1_IDS(0),
155 INTEL_CML_U_GT2_IDS(0),
156};
157
158static const u16 subplatform_ulx_ids[] = {
159 INTEL_HSW_ULX_GT1_IDS(0),
160 INTEL_HSW_ULX_GT2_IDS(0),
161 INTEL_BDW_ULX_GT1_IDS(0),
162 INTEL_BDW_ULX_GT2_IDS(0),
163 INTEL_BDW_ULX_GT3_IDS(0),
164 INTEL_BDW_ULX_RSVD_IDS(0),
165 INTEL_SKL_ULX_GT1_IDS(0),
166 INTEL_SKL_ULX_GT2_IDS(0),
167 INTEL_KBL_ULX_GT1_IDS(0),
168 INTEL_KBL_ULX_GT2_IDS(0),
169 INTEL_AML_KBL_GT2_IDS(0),
170 INTEL_AML_CFL_GT2_IDS(0),
171};
172
173static const u16 subplatform_portf_ids[] = {
174 INTEL_ICL_PORT_F_IDS(0),
175};
176
177static const u16 subplatform_uy_ids[] = {
178 INTEL_TGL_12_GT2_IDS(0),
179};
180
181static const u16 subplatform_n_ids[] = {
182 INTEL_ADLN_IDS(0),
183};
184
185static const u16 subplatform_rpl_ids[] = {
186 INTEL_RPLS_IDS(0),
187 INTEL_RPLP_IDS(0),
188};
189
190static const u16 subplatform_rplu_ids[] = {
191 INTEL_RPLU_IDS(0),
192};
193
194static const u16 subplatform_g10_ids[] = {
195 INTEL_DG2_G10_IDS(0),
196 INTEL_ATS_M150_IDS(0),
197};
198
199static const u16 subplatform_g11_ids[] = {
200 INTEL_DG2_G11_IDS(0),
201 INTEL_ATS_M75_IDS(0),
202};
203
204static const u16 subplatform_g12_ids[] = {
205 INTEL_DG2_G12_IDS(0),
206};
207
208static bool find_devid(u16 id, const u16 *p, unsigned int num)
209{
210 for (; num; num--, p++) {
211 if (*p == id)
212 return true;
213 }
214
215 return false;
216}
217
218static void intel_device_info_subplatform_init(struct drm_i915_private *i915)
219{
220 const struct intel_device_info *info = INTEL_INFO(i915);
221 const struct intel_runtime_info *rinfo = RUNTIME_INFO(i915);
222 const unsigned int pi = __platform_mask_index(rinfo, info->platform);
223 const unsigned int pb = __platform_mask_bit(rinfo, info->platform);
224 u16 devid = INTEL_DEVID(i915);
225 u32 mask = 0;
226
227 /* Make sure IS_<platform> checks are working. */
228 RUNTIME_INFO(i915)->platform_mask[pi] = BIT(pb);
229
230 /* Find and mark subplatform bits based on the PCI device id. */
231 if (find_devid(devid, subplatform_ult_ids,
232 ARRAY_SIZE(subplatform_ult_ids))) {
233 mask = BIT(INTEL_SUBPLATFORM_ULT);
234 } else if (find_devid(devid, subplatform_ulx_ids,
235 ARRAY_SIZE(subplatform_ulx_ids))) {
236 mask = BIT(INTEL_SUBPLATFORM_ULX);
237 if (IS_HASWELL(i915) || IS_BROADWELL(i915)) {
238 /* ULX machines are also considered ULT. */
239 mask |= BIT(INTEL_SUBPLATFORM_ULT);
240 }
241 } else if (find_devid(devid, subplatform_portf_ids,
242 ARRAY_SIZE(subplatform_portf_ids))) {
243 mask = BIT(INTEL_SUBPLATFORM_PORTF);
244 } else if (find_devid(devid, subplatform_uy_ids,
245 ARRAY_SIZE(subplatform_uy_ids))) {
246 mask = BIT(INTEL_SUBPLATFORM_UY);
247 } else if (find_devid(devid, subplatform_n_ids,
248 ARRAY_SIZE(subplatform_n_ids))) {
249 mask = BIT(INTEL_SUBPLATFORM_N);
250 } else if (find_devid(devid, subplatform_rpl_ids,
251 ARRAY_SIZE(subplatform_rpl_ids))) {
252 mask = BIT(INTEL_SUBPLATFORM_RPL);
253 if (find_devid(devid, subplatform_rplu_ids,
254 ARRAY_SIZE(subplatform_rplu_ids)))
255 mask |= BIT(INTEL_SUBPLATFORM_RPLU);
256 } else if (find_devid(devid, subplatform_g10_ids,
257 ARRAY_SIZE(subplatform_g10_ids))) {
258 mask = BIT(INTEL_SUBPLATFORM_G10);
259 } else if (find_devid(devid, subplatform_g11_ids,
260 ARRAY_SIZE(subplatform_g11_ids))) {
261 mask = BIT(INTEL_SUBPLATFORM_G11);
262 } else if (find_devid(devid, subplatform_g12_ids,
263 ARRAY_SIZE(subplatform_g12_ids))) {
264 mask = BIT(INTEL_SUBPLATFORM_G12);
265 }
266
267 GEM_BUG_ON(mask & ~INTEL_SUBPLATFORM_MASK);
268
269 RUNTIME_INFO(i915)->platform_mask[pi] |= mask;
270}
271
272static void ip_ver_read(struct drm_i915_private *i915, u32 offset, struct intel_ip_version *ip)
273{
274 struct pci_dev *pdev = to_pci_dev(i915->drm.dev);
275 void __iomem *addr;
276 u32 val;
277 u8 expected_ver = ip->ver;
278 u8 expected_rel = ip->rel;
279
280 addr = pci_iomap_range(pdev, 0, offset, sizeof(u32));
281 if (drm_WARN_ON(&i915->drm, !addr))
282 return;
283
284 val = ioread32(addr);
285 pci_iounmap(pdev, addr);
286
287 ip->ver = REG_FIELD_GET(GMD_ID_ARCH_MASK, val);
288 ip->rel = REG_FIELD_GET(GMD_ID_RELEASE_MASK, val);
289 ip->step = REG_FIELD_GET(GMD_ID_STEP, val);
290
291 /* Sanity check against expected versions from device info */
292 if (IP_VER(ip->ver, ip->rel) < IP_VER(expected_ver, expected_rel))
293 drm_dbg(&i915->drm,
294 "Hardware reports GMD IP version %u.%u (REG[0x%x] = 0x%08x) but minimum expected is %u.%u\n",
295 ip->ver, ip->rel, offset, val, expected_ver, expected_rel);
296}
297
298/*
299 * Setup the graphics version for the current device. This must be done before
300 * any code that performs checks on GRAPHICS_VER or DISPLAY_VER, so this
301 * function should be called very early in the driver initialization sequence.
302 *
303 * Regular MMIO access is not yet setup at the point this function is called so
304 * we peek at the appropriate MMIO offset directly. The GMD_ID register is
305 * part of an 'always on' power well by design, so we don't need to worry about
306 * forcewake while reading it.
307 */
308static void intel_ipver_early_init(struct drm_i915_private *i915)
309{
310 struct intel_runtime_info *runtime = RUNTIME_INFO(i915);
311
312 if (!HAS_GMD_ID(i915)) {
313 drm_WARN_ON(&i915->drm, RUNTIME_INFO(i915)->graphics.ip.ver > 12);
314 /*
315 * On older platforms, graphics and media share the same ip
316 * version and release.
317 */
318 RUNTIME_INFO(i915)->media.ip =
319 RUNTIME_INFO(i915)->graphics.ip;
320 return;
321 }
322
323 ip_ver_read(i915, i915_mmio_reg_offset(GMD_ID_GRAPHICS),
324 &runtime->graphics.ip);
325 /* Wa_22012778468 */
326 if (runtime->graphics.ip.ver == 0x0 &&
327 INTEL_INFO(i915)->platform == INTEL_METEORLAKE) {
328 RUNTIME_INFO(i915)->graphics.ip.ver = 12;
329 RUNTIME_INFO(i915)->graphics.ip.rel = 70;
330 }
331 ip_ver_read(i915, i915_mmio_reg_offset(GMD_ID_MEDIA),
332 &runtime->media.ip);
333}
334
335/**
336 * intel_device_info_runtime_init_early - initialize early runtime info
337 * @i915: the i915 device
338 *
339 * Determine early intel_device_info fields at runtime. This function needs
340 * to be called before the MMIO has been setup.
341 */
342void intel_device_info_runtime_init_early(struct drm_i915_private *i915)
343{
344 intel_ipver_early_init(i915);
345 intel_device_info_subplatform_init(i915);
346}
347
348/**
349 * intel_device_info_runtime_init - initialize runtime info
350 * @dev_priv: the i915 device
351 *
352 * Determine various intel_device_info fields at runtime.
353 *
354 * Use it when either:
355 * - it's judged too laborious to fill n static structures with the limit
356 * when a simple if statement does the job,
357 * - run-time checks (eg read fuse/strap registers) are needed.
358 *
359 * This function needs to be called:
360 * - after the MMIO has been setup as we are reading registers,
361 * - after the PCH has been detected,
362 * - before the first usage of the fields it can tweak.
363 */
364void intel_device_info_runtime_init(struct drm_i915_private *dev_priv)
365{
366 struct intel_runtime_info *runtime = RUNTIME_INFO(dev_priv);
367
368 BUILD_BUG_ON(BITS_PER_TYPE(intel_engine_mask_t) < I915_NUM_ENGINES);
369
370 if (GRAPHICS_VER(dev_priv) == 6 && i915_vtd_active(dev_priv)) {
371 drm_info(&dev_priv->drm,
372 "Disabling ppGTT for VT-d support\n");
373 runtime->ppgtt_type = INTEL_PPGTT_NONE;
374 }
375
376 runtime->rawclk_freq = intel_read_rawclk(dev_priv);
377 drm_dbg(&dev_priv->drm, "rawclk rate: %d kHz\n", runtime->rawclk_freq);
378
379}
380
381/*
382 * Set up device info and initial runtime info at driver create.
383 *
384 * Note: i915 is only an allocated blob of memory at this point.
385 */
386void intel_device_info_driver_create(struct drm_i915_private *i915,
387 u16 device_id,
388 const struct intel_device_info *match_info)
389{
390 struct intel_runtime_info *runtime;
391
392 /* Setup INTEL_INFO() */
393 i915->__info = match_info;
394
395 /* Initialize initial runtime info from static const data and pdev. */
396 runtime = RUNTIME_INFO(i915);
397 memcpy(runtime, &INTEL_INFO(i915)->__runtime, sizeof(*runtime));
398
399 runtime->device_id = device_id;
400}
401
402void intel_driver_caps_print(const struct intel_driver_caps *caps,
403 struct drm_printer *p)
404{
405 drm_printf(p, "Has logical contexts? %s\n",
406 str_yes_no(caps->has_logical_contexts));
407 drm_printf(p, "scheduler: 0x%x\n", caps->scheduler);
408}
1/*
2 * Copyright © 2016 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 */
24
25#include "i915_drv.h"
26
27void intel_device_info_dump(struct drm_i915_private *dev_priv)
28{
29 const struct intel_device_info *info = &dev_priv->info;
30
31 DRM_DEBUG_DRIVER("i915 device info: gen=%i, pciid=0x%04x rev=0x%02x",
32 info->gen,
33 dev_priv->drm.pdev->device,
34 dev_priv->drm.pdev->revision);
35#define PRINT_FLAG(name) \
36 DRM_DEBUG_DRIVER("i915 device info: " #name ": %s", yesno(info->name))
37 DEV_INFO_FOR_EACH_FLAG(PRINT_FLAG);
38#undef PRINT_FLAG
39}
40
41static void cherryview_sseu_info_init(struct drm_i915_private *dev_priv)
42{
43 struct sseu_dev_info *sseu = &mkwrite_device_info(dev_priv)->sseu;
44 u32 fuse, eu_dis;
45
46 fuse = I915_READ(CHV_FUSE_GT);
47
48 sseu->slice_mask = BIT(0);
49
50 if (!(fuse & CHV_FGT_DISABLE_SS0)) {
51 sseu->subslice_mask |= BIT(0);
52 eu_dis = fuse & (CHV_FGT_EU_DIS_SS0_R0_MASK |
53 CHV_FGT_EU_DIS_SS0_R1_MASK);
54 sseu->eu_total += 8 - hweight32(eu_dis);
55 }
56
57 if (!(fuse & CHV_FGT_DISABLE_SS1)) {
58 sseu->subslice_mask |= BIT(1);
59 eu_dis = fuse & (CHV_FGT_EU_DIS_SS1_R0_MASK |
60 CHV_FGT_EU_DIS_SS1_R1_MASK);
61 sseu->eu_total += 8 - hweight32(eu_dis);
62 }
63
64 /*
65 * CHV expected to always have a uniform distribution of EU
66 * across subslices.
67 */
68 sseu->eu_per_subslice = sseu_subslice_total(sseu) ?
69 sseu->eu_total / sseu_subslice_total(sseu) :
70 0;
71 /*
72 * CHV supports subslice power gating on devices with more than
73 * one subslice, and supports EU power gating on devices with
74 * more than one EU pair per subslice.
75 */
76 sseu->has_slice_pg = 0;
77 sseu->has_subslice_pg = sseu_subslice_total(sseu) > 1;
78 sseu->has_eu_pg = (sseu->eu_per_subslice > 2);
79}
80
81static void gen9_sseu_info_init(struct drm_i915_private *dev_priv)
82{
83 struct intel_device_info *info = mkwrite_device_info(dev_priv);
84 struct sseu_dev_info *sseu = &info->sseu;
85 int s_max = 3, ss_max = 4, eu_max = 8;
86 int s, ss;
87 u32 fuse2, eu_disable;
88 u8 eu_mask = 0xff;
89
90 fuse2 = I915_READ(GEN8_FUSE2);
91 sseu->slice_mask = (fuse2 & GEN8_F2_S_ENA_MASK) >> GEN8_F2_S_ENA_SHIFT;
92
93 /*
94 * The subslice disable field is global, i.e. it applies
95 * to each of the enabled slices.
96 */
97 sseu->subslice_mask = (1 << ss_max) - 1;
98 sseu->subslice_mask &= ~((fuse2 & GEN9_F2_SS_DIS_MASK) >>
99 GEN9_F2_SS_DIS_SHIFT);
100
101 /*
102 * Iterate through enabled slices and subslices to
103 * count the total enabled EU.
104 */
105 for (s = 0; s < s_max; s++) {
106 if (!(sseu->slice_mask & BIT(s)))
107 /* skip disabled slice */
108 continue;
109
110 eu_disable = I915_READ(GEN9_EU_DISABLE(s));
111 for (ss = 0; ss < ss_max; ss++) {
112 int eu_per_ss;
113
114 if (!(sseu->subslice_mask & BIT(ss)))
115 /* skip disabled subslice */
116 continue;
117
118 eu_per_ss = eu_max - hweight8((eu_disable >> (ss*8)) &
119 eu_mask);
120
121 /*
122 * Record which subslice(s) has(have) 7 EUs. we
123 * can tune the hash used to spread work among
124 * subslices if they are unbalanced.
125 */
126 if (eu_per_ss == 7)
127 sseu->subslice_7eu[s] |= BIT(ss);
128
129 sseu->eu_total += eu_per_ss;
130 }
131 }
132
133 /*
134 * SKL is expected to always have a uniform distribution
135 * of EU across subslices with the exception that any one
136 * EU in any one subslice may be fused off for die
137 * recovery. BXT is expected to be perfectly uniform in EU
138 * distribution.
139 */
140 sseu->eu_per_subslice = sseu_subslice_total(sseu) ?
141 DIV_ROUND_UP(sseu->eu_total,
142 sseu_subslice_total(sseu)) : 0;
143 /*
144 * SKL supports slice power gating on devices with more than
145 * one slice, and supports EU power gating on devices with
146 * more than one EU pair per subslice. BXT supports subslice
147 * power gating on devices with more than one subslice, and
148 * supports EU power gating on devices with more than one EU
149 * pair per subslice.
150 */
151 sseu->has_slice_pg =
152 (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) &&
153 hweight8(sseu->slice_mask) > 1;
154 sseu->has_subslice_pg =
155 IS_BROXTON(dev_priv) && sseu_subslice_total(sseu) > 1;
156 sseu->has_eu_pg = sseu->eu_per_subslice > 2;
157
158 if (IS_BROXTON(dev_priv)) {
159#define IS_SS_DISABLED(ss) (!(sseu->subslice_mask & BIT(ss)))
160 /*
161 * There is a HW issue in 2x6 fused down parts that requires
162 * Pooled EU to be enabled as a WA. The pool configuration
163 * changes depending upon which subslice is fused down. This
164 * doesn't affect if the device has all 3 subslices enabled.
165 */
166 /* WaEnablePooledEuFor2x6:bxt */
167 info->has_pooled_eu = ((hweight8(sseu->subslice_mask) == 3) ||
168 (hweight8(sseu->subslice_mask) == 2 &&
169 INTEL_REVID(dev_priv) < BXT_REVID_C0));
170
171 sseu->min_eu_in_pool = 0;
172 if (info->has_pooled_eu) {
173 if (IS_SS_DISABLED(2) || IS_SS_DISABLED(0))
174 sseu->min_eu_in_pool = 3;
175 else if (IS_SS_DISABLED(1))
176 sseu->min_eu_in_pool = 6;
177 else
178 sseu->min_eu_in_pool = 9;
179 }
180#undef IS_SS_DISABLED
181 }
182}
183
184static void broadwell_sseu_info_init(struct drm_i915_private *dev_priv)
185{
186 struct sseu_dev_info *sseu = &mkwrite_device_info(dev_priv)->sseu;
187 const int s_max = 3, ss_max = 3, eu_max = 8;
188 int s, ss;
189 u32 fuse2, eu_disable[3]; /* s_max */
190
191 fuse2 = I915_READ(GEN8_FUSE2);
192 sseu->slice_mask = (fuse2 & GEN8_F2_S_ENA_MASK) >> GEN8_F2_S_ENA_SHIFT;
193 /*
194 * The subslice disable field is global, i.e. it applies
195 * to each of the enabled slices.
196 */
197 sseu->subslice_mask = BIT(ss_max) - 1;
198 sseu->subslice_mask &= ~((fuse2 & GEN8_F2_SS_DIS_MASK) >>
199 GEN8_F2_SS_DIS_SHIFT);
200
201 eu_disable[0] = I915_READ(GEN8_EU_DISABLE0) & GEN8_EU_DIS0_S0_MASK;
202 eu_disable[1] = (I915_READ(GEN8_EU_DISABLE0) >> GEN8_EU_DIS0_S1_SHIFT) |
203 ((I915_READ(GEN8_EU_DISABLE1) & GEN8_EU_DIS1_S1_MASK) <<
204 (32 - GEN8_EU_DIS0_S1_SHIFT));
205 eu_disable[2] = (I915_READ(GEN8_EU_DISABLE1) >> GEN8_EU_DIS1_S2_SHIFT) |
206 ((I915_READ(GEN8_EU_DISABLE2) & GEN8_EU_DIS2_S2_MASK) <<
207 (32 - GEN8_EU_DIS1_S2_SHIFT));
208
209 /*
210 * Iterate through enabled slices and subslices to
211 * count the total enabled EU.
212 */
213 for (s = 0; s < s_max; s++) {
214 if (!(sseu->slice_mask & BIT(s)))
215 /* skip disabled slice */
216 continue;
217
218 for (ss = 0; ss < ss_max; ss++) {
219 u32 n_disabled;
220
221 if (!(sseu->subslice_mask & BIT(ss)))
222 /* skip disabled subslice */
223 continue;
224
225 n_disabled = hweight8(eu_disable[s] >> (ss * eu_max));
226
227 /*
228 * Record which subslices have 7 EUs.
229 */
230 if (eu_max - n_disabled == 7)
231 sseu->subslice_7eu[s] |= 1 << ss;
232
233 sseu->eu_total += eu_max - n_disabled;
234 }
235 }
236
237 /*
238 * BDW is expected to always have a uniform distribution of EU across
239 * subslices with the exception that any one EU in any one subslice may
240 * be fused off for die recovery.
241 */
242 sseu->eu_per_subslice = sseu_subslice_total(sseu) ?
243 DIV_ROUND_UP(sseu->eu_total,
244 sseu_subslice_total(sseu)) : 0;
245
246 /*
247 * BDW supports slice power gating on devices with more than
248 * one slice.
249 */
250 sseu->has_slice_pg = hweight8(sseu->slice_mask) > 1;
251 sseu->has_subslice_pg = 0;
252 sseu->has_eu_pg = 0;
253}
254
255/*
256 * Determine various intel_device_info fields at runtime.
257 *
258 * Use it when either:
259 * - it's judged too laborious to fill n static structures with the limit
260 * when a simple if statement does the job,
261 * - run-time checks (eg read fuse/strap registers) are needed.
262 *
263 * This function needs to be called:
264 * - after the MMIO has been setup as we are reading registers,
265 * - after the PCH has been detected,
266 * - before the first usage of the fields it can tweak.
267 */
268void intel_device_info_runtime_init(struct drm_i915_private *dev_priv)
269{
270 struct intel_device_info *info = mkwrite_device_info(dev_priv);
271 enum pipe pipe;
272
273 /*
274 * Skylake and Broxton currently don't expose the topmost plane as its
275 * use is exclusive with the legacy cursor and we only want to expose
276 * one of those, not both. Until we can safely expose the topmost plane
277 * as a DRM_PLANE_TYPE_CURSOR with all the features exposed/supported,
278 * we don't expose the topmost plane at all to prevent ABI breakage
279 * down the line.
280 */
281 if (IS_BROXTON(dev_priv)) {
282 info->num_sprites[PIPE_A] = 2;
283 info->num_sprites[PIPE_B] = 2;
284 info->num_sprites[PIPE_C] = 1;
285 } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) {
286 for_each_pipe(dev_priv, pipe)
287 info->num_sprites[pipe] = 2;
288 } else if (INTEL_GEN(dev_priv) >= 5) {
289 for_each_pipe(dev_priv, pipe)
290 info->num_sprites[pipe] = 1;
291 }
292
293 if (i915.disable_display) {
294 DRM_INFO("Display disabled (module parameter)\n");
295 info->num_pipes = 0;
296 } else if (info->num_pipes > 0 &&
297 (IS_GEN7(dev_priv) || IS_GEN8(dev_priv)) &&
298 HAS_PCH_SPLIT(dev_priv)) {
299 u32 fuse_strap = I915_READ(FUSE_STRAP);
300 u32 sfuse_strap = I915_READ(SFUSE_STRAP);
301
302 /*
303 * SFUSE_STRAP is supposed to have a bit signalling the display
304 * is fused off. Unfortunately it seems that, at least in
305 * certain cases, fused off display means that PCH display
306 * reads don't land anywhere. In that case, we read 0s.
307 *
308 * On CPT/PPT, we can detect this case as SFUSE_STRAP_FUSE_LOCK
309 * should be set when taking over after the firmware.
310 */
311 if (fuse_strap & ILK_INTERNAL_DISPLAY_DISABLE ||
312 sfuse_strap & SFUSE_STRAP_DISPLAY_DISABLED ||
313 (dev_priv->pch_type == PCH_CPT &&
314 !(sfuse_strap & SFUSE_STRAP_FUSE_LOCK))) {
315 DRM_INFO("Display fused off, disabling\n");
316 info->num_pipes = 0;
317 } else if (fuse_strap & IVB_PIPE_C_DISABLE) {
318 DRM_INFO("PipeC fused off\n");
319 info->num_pipes -= 1;
320 }
321 } else if (info->num_pipes > 0 && IS_GEN9(dev_priv)) {
322 u32 dfsm = I915_READ(SKL_DFSM);
323 u8 disabled_mask = 0;
324 bool invalid;
325 int num_bits;
326
327 if (dfsm & SKL_DFSM_PIPE_A_DISABLE)
328 disabled_mask |= BIT(PIPE_A);
329 if (dfsm & SKL_DFSM_PIPE_B_DISABLE)
330 disabled_mask |= BIT(PIPE_B);
331 if (dfsm & SKL_DFSM_PIPE_C_DISABLE)
332 disabled_mask |= BIT(PIPE_C);
333
334 num_bits = hweight8(disabled_mask);
335
336 switch (disabled_mask) {
337 case BIT(PIPE_A):
338 case BIT(PIPE_B):
339 case BIT(PIPE_A) | BIT(PIPE_B):
340 case BIT(PIPE_A) | BIT(PIPE_C):
341 invalid = true;
342 break;
343 default:
344 invalid = false;
345 }
346
347 if (num_bits > info->num_pipes || invalid)
348 DRM_ERROR("invalid pipe fuse configuration: 0x%x\n",
349 disabled_mask);
350 else
351 info->num_pipes -= num_bits;
352 }
353
354 /* Initialize slice/subslice/EU info */
355 if (IS_CHERRYVIEW(dev_priv))
356 cherryview_sseu_info_init(dev_priv);
357 else if (IS_BROADWELL(dev_priv))
358 broadwell_sseu_info_init(dev_priv);
359 else if (INTEL_INFO(dev_priv)->gen >= 9)
360 gen9_sseu_info_init(dev_priv);
361
362 info->has_snoop = !info->has_llc;
363
364 /* Snooping is broken on BXT A stepping. */
365 if (IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1))
366 info->has_snoop = false;
367
368 DRM_DEBUG_DRIVER("slice mask: %04x\n", info->sseu.slice_mask);
369 DRM_DEBUG_DRIVER("slice total: %u\n", hweight8(info->sseu.slice_mask));
370 DRM_DEBUG_DRIVER("subslice total: %u\n",
371 sseu_subslice_total(&info->sseu));
372 DRM_DEBUG_DRIVER("subslice mask %04x\n", info->sseu.subslice_mask);
373 DRM_DEBUG_DRIVER("subslice per slice: %u\n",
374 hweight8(info->sseu.subslice_mask));
375 DRM_DEBUG_DRIVER("EU total: %u\n", info->sseu.eu_total);
376 DRM_DEBUG_DRIVER("EU per subslice: %u\n", info->sseu.eu_per_subslice);
377 DRM_DEBUG_DRIVER("has slice power gating: %s\n",
378 info->sseu.has_slice_pg ? "y" : "n");
379 DRM_DEBUG_DRIVER("has subslice power gating: %s\n",
380 info->sseu.has_subslice_pg ? "y" : "n");
381 DRM_DEBUG_DRIVER("has EU power gating: %s\n",
382 info->sseu.has_eu_pg ? "y" : "n");
383}