Loading...
1// SPDX-License-Identifier: GPL-2.0+
2/*
3 * linux/arch/arm/plat-omap/dmtimer.c
4 *
5 * OMAP Dual-Mode Timers
6 *
7 * Copyright (C) 2010 Texas Instruments Incorporated - https://www.ti.com/
8 * Tarun Kanti DebBarma <tarun.kanti@ti.com>
9 * Thara Gopinath <thara@ti.com>
10 *
11 * dmtimer adaptation to platform_driver.
12 *
13 * Copyright (C) 2005 Nokia Corporation
14 * OMAP2 support by Juha Yrjola
15 * API improvements and OMAP2 clock framework support by Timo Teras
16 *
17 * Copyright (C) 2009 Texas Instruments
18 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
19 */
20
21#include <linux/clk.h>
22#include <linux/clk-provider.h>
23#include <linux/cpu_pm.h>
24#include <linux/module.h>
25#include <linux/io.h>
26#include <linux/device.h>
27#include <linux/err.h>
28#include <linux/pm_runtime.h>
29#include <linux/of.h>
30#include <linux/platform_device.h>
31#include <linux/platform_data/dmtimer-omap.h>
32
33#include <clocksource/timer-ti-dm.h>
34
35/*
36 * timer errata flags
37 *
38 * Errata i103/i767 impacts all OMAP3/4/5 devices including AM33xx. This
39 * errata prevents us from using posted mode on these devices, unless the
40 * timer counter register is never read. For more details please refer to
41 * the OMAP3/4/5 errata documents.
42 */
43#define OMAP_TIMER_ERRATA_I103_I767 0x80000000
44
45/* posted mode types */
46#define OMAP_TIMER_NONPOSTED 0x00
47#define OMAP_TIMER_POSTED 0x01
48
49/* register offsets with the write pending bit encoded */
50#define WPSHIFT 16
51
52#define OMAP_TIMER_WAKEUP_EN_REG (_OMAP_TIMER_WAKEUP_EN_OFFSET \
53 | (WP_NONE << WPSHIFT))
54
55#define OMAP_TIMER_CTRL_REG (_OMAP_TIMER_CTRL_OFFSET \
56 | (WP_TCLR << WPSHIFT))
57
58#define OMAP_TIMER_COUNTER_REG (_OMAP_TIMER_COUNTER_OFFSET \
59 | (WP_TCRR << WPSHIFT))
60
61#define OMAP_TIMER_LOAD_REG (_OMAP_TIMER_LOAD_OFFSET \
62 | (WP_TLDR << WPSHIFT))
63
64#define OMAP_TIMER_TRIGGER_REG (_OMAP_TIMER_TRIGGER_OFFSET \
65 | (WP_TTGR << WPSHIFT))
66
67#define OMAP_TIMER_WRITE_PEND_REG (_OMAP_TIMER_WRITE_PEND_OFFSET \
68 | (WP_NONE << WPSHIFT))
69
70#define OMAP_TIMER_MATCH_REG (_OMAP_TIMER_MATCH_OFFSET \
71 | (WP_TMAR << WPSHIFT))
72
73#define OMAP_TIMER_CAPTURE_REG (_OMAP_TIMER_CAPTURE_OFFSET \
74 | (WP_NONE << WPSHIFT))
75
76#define OMAP_TIMER_IF_CTRL_REG (_OMAP_TIMER_IF_CTRL_OFFSET \
77 | (WP_NONE << WPSHIFT))
78
79#define OMAP_TIMER_CAPTURE2_REG (_OMAP_TIMER_CAPTURE2_OFFSET \
80 | (WP_NONE << WPSHIFT))
81
82#define OMAP_TIMER_TICK_POS_REG (_OMAP_TIMER_TICK_POS_OFFSET \
83 | (WP_TPIR << WPSHIFT))
84
85#define OMAP_TIMER_TICK_NEG_REG (_OMAP_TIMER_TICK_NEG_OFFSET \
86 | (WP_TNIR << WPSHIFT))
87
88#define OMAP_TIMER_TICK_COUNT_REG (_OMAP_TIMER_TICK_COUNT_OFFSET \
89 | (WP_TCVR << WPSHIFT))
90
91#define OMAP_TIMER_TICK_INT_MASK_SET_REG \
92 (_OMAP_TIMER_TICK_INT_MASK_SET_OFFSET | (WP_TOCR << WPSHIFT))
93
94#define OMAP_TIMER_TICK_INT_MASK_COUNT_REG \
95 (_OMAP_TIMER_TICK_INT_MASK_COUNT_OFFSET | (WP_TOWR << WPSHIFT))
96
97struct timer_regs {
98 u32 ocp_cfg;
99 u32 tidr;
100 u32 tier;
101 u32 twer;
102 u32 tclr;
103 u32 tcrr;
104 u32 tldr;
105 u32 ttrg;
106 u32 twps;
107 u32 tmar;
108 u32 tcar1;
109 u32 tsicr;
110 u32 tcar2;
111 u32 tpir;
112 u32 tnir;
113 u32 tcvr;
114 u32 tocr;
115 u32 towr;
116};
117
118struct dmtimer {
119 struct omap_dm_timer cookie;
120 int id;
121 int irq;
122 struct clk *fclk;
123
124 void __iomem *io_base;
125 int irq_stat; /* TISR/IRQSTATUS interrupt status */
126 int irq_ena; /* irq enable */
127 int irq_dis; /* irq disable, only on v2 ip */
128 void __iomem *pend; /* write pending */
129 void __iomem *func_base; /* function register base */
130
131 atomic_t enabled;
132 unsigned long rate;
133 unsigned reserved:1;
134 unsigned posted:1;
135 unsigned omap1:1;
136 struct timer_regs context;
137 int revision;
138 u32 capability;
139 u32 errata;
140 struct platform_device *pdev;
141 struct list_head node;
142 struct notifier_block nb;
143 struct notifier_block fclk_nb;
144 unsigned long fclk_rate;
145};
146
147static u32 omap_reserved_systimers;
148static LIST_HEAD(omap_timer_list);
149static DEFINE_SPINLOCK(dm_timer_lock);
150
151enum {
152 REQUEST_ANY = 0,
153 REQUEST_BY_ID,
154 REQUEST_BY_CAP,
155 REQUEST_BY_NODE,
156};
157
158/**
159 * dmtimer_read - read timer registers in posted and non-posted mode
160 * @timer: timer pointer over which read operation to perform
161 * @reg: lowest byte holds the register offset
162 *
163 * The posted mode bit is encoded in reg. Note that in posted mode, write
164 * pending bit must be checked. Otherwise a read of a non completed write
165 * will produce an error.
166 */
167static inline u32 dmtimer_read(struct dmtimer *timer, u32 reg)
168{
169 u16 wp, offset;
170
171 wp = reg >> WPSHIFT;
172 offset = reg & 0xff;
173
174 /* Wait for a possible write pending bit in posted mode */
175 if (wp && timer->posted)
176 while (readl_relaxed(timer->pend) & wp)
177 cpu_relax();
178
179 return readl_relaxed(timer->func_base + offset);
180}
181
182/**
183 * dmtimer_write - write timer registers in posted and non-posted mode
184 * @timer: timer pointer over which write operation is to perform
185 * @reg: lowest byte holds the register offset
186 * @val: data to write into the register
187 *
188 * The posted mode bit is encoded in reg. Note that in posted mode, the write
189 * pending bit must be checked. Otherwise a write on a register which has a
190 * pending write will be lost.
191 */
192static inline void dmtimer_write(struct dmtimer *timer, u32 reg, u32 val)
193{
194 u16 wp, offset;
195
196 wp = reg >> WPSHIFT;
197 offset = reg & 0xff;
198
199 /* Wait for a possible write pending bit in posted mode */
200 if (wp && timer->posted)
201 while (readl_relaxed(timer->pend) & wp)
202 cpu_relax();
203
204 writel_relaxed(val, timer->func_base + offset);
205}
206
207static inline void __omap_dm_timer_init_regs(struct dmtimer *timer)
208{
209 u32 tidr;
210
211 /* Assume v1 ip if bits [31:16] are zero */
212 tidr = readl_relaxed(timer->io_base);
213 if (!(tidr >> 16)) {
214 timer->revision = 1;
215 timer->irq_stat = OMAP_TIMER_V1_STAT_OFFSET;
216 timer->irq_ena = OMAP_TIMER_V1_INT_EN_OFFSET;
217 timer->irq_dis = OMAP_TIMER_V1_INT_EN_OFFSET;
218 timer->pend = timer->io_base + _OMAP_TIMER_WRITE_PEND_OFFSET;
219 timer->func_base = timer->io_base;
220 } else {
221 timer->revision = 2;
222 timer->irq_stat = OMAP_TIMER_V2_IRQSTATUS - OMAP_TIMER_V2_FUNC_OFFSET;
223 timer->irq_ena = OMAP_TIMER_V2_IRQENABLE_SET - OMAP_TIMER_V2_FUNC_OFFSET;
224 timer->irq_dis = OMAP_TIMER_V2_IRQENABLE_CLR - OMAP_TIMER_V2_FUNC_OFFSET;
225 timer->pend = timer->io_base +
226 _OMAP_TIMER_WRITE_PEND_OFFSET +
227 OMAP_TIMER_V2_FUNC_OFFSET;
228 timer->func_base = timer->io_base + OMAP_TIMER_V2_FUNC_OFFSET;
229 }
230}
231
232/*
233 * __omap_dm_timer_enable_posted - enables write posted mode
234 * @timer: pointer to timer instance handle
235 *
236 * Enables the write posted mode for the timer. When posted mode is enabled
237 * writes to certain timer registers are immediately acknowledged by the
238 * internal bus and hence prevents stalling the CPU waiting for the write to
239 * complete. Enabling this feature can improve performance for writing to the
240 * timer registers.
241 */
242static inline void __omap_dm_timer_enable_posted(struct dmtimer *timer)
243{
244 if (timer->posted)
245 return;
246
247 if (timer->errata & OMAP_TIMER_ERRATA_I103_I767) {
248 timer->posted = OMAP_TIMER_NONPOSTED;
249 dmtimer_write(timer, OMAP_TIMER_IF_CTRL_REG, 0);
250 return;
251 }
252
253 dmtimer_write(timer, OMAP_TIMER_IF_CTRL_REG, OMAP_TIMER_CTRL_POSTED);
254 timer->context.tsicr = OMAP_TIMER_CTRL_POSTED;
255 timer->posted = OMAP_TIMER_POSTED;
256}
257
258static inline void __omap_dm_timer_stop(struct dmtimer *timer)
259{
260 u32 l;
261
262 l = dmtimer_read(timer, OMAP_TIMER_CTRL_REG);
263 if (l & OMAP_TIMER_CTRL_ST) {
264 l &= ~0x1;
265 dmtimer_write(timer, OMAP_TIMER_CTRL_REG, l);
266#ifdef CONFIG_ARCH_OMAP2PLUS
267 /* Readback to make sure write has completed */
268 dmtimer_read(timer, OMAP_TIMER_CTRL_REG);
269 /*
270 * Wait for functional clock period x 3.5 to make sure that
271 * timer is stopped
272 */
273 udelay(3500000 / timer->fclk_rate + 1);
274#endif
275 }
276
277 /* Ack possibly pending interrupt */
278 dmtimer_write(timer, timer->irq_stat, OMAP_TIMER_INT_OVERFLOW);
279}
280
281static inline void __omap_dm_timer_int_enable(struct dmtimer *timer,
282 unsigned int value)
283{
284 dmtimer_write(timer, timer->irq_ena, value);
285 dmtimer_write(timer, OMAP_TIMER_WAKEUP_EN_REG, value);
286}
287
288static inline unsigned int
289__omap_dm_timer_read_counter(struct dmtimer *timer)
290{
291 return dmtimer_read(timer, OMAP_TIMER_COUNTER_REG);
292}
293
294static inline void __omap_dm_timer_write_status(struct dmtimer *timer,
295 unsigned int value)
296{
297 dmtimer_write(timer, timer->irq_stat, value);
298}
299
300static void omap_timer_restore_context(struct dmtimer *timer)
301{
302 dmtimer_write(timer, OMAP_TIMER_OCP_CFG_OFFSET, timer->context.ocp_cfg);
303
304 dmtimer_write(timer, OMAP_TIMER_WAKEUP_EN_REG, timer->context.twer);
305 dmtimer_write(timer, OMAP_TIMER_COUNTER_REG, timer->context.tcrr);
306 dmtimer_write(timer, OMAP_TIMER_LOAD_REG, timer->context.tldr);
307 dmtimer_write(timer, OMAP_TIMER_MATCH_REG, timer->context.tmar);
308 dmtimer_write(timer, OMAP_TIMER_IF_CTRL_REG, timer->context.tsicr);
309 dmtimer_write(timer, timer->irq_ena, timer->context.tier);
310 dmtimer_write(timer, OMAP_TIMER_CTRL_REG, timer->context.tclr);
311}
312
313static void omap_timer_save_context(struct dmtimer *timer)
314{
315 timer->context.ocp_cfg = dmtimer_read(timer, OMAP_TIMER_OCP_CFG_OFFSET);
316
317 timer->context.tclr = dmtimer_read(timer, OMAP_TIMER_CTRL_REG);
318 timer->context.twer = dmtimer_read(timer, OMAP_TIMER_WAKEUP_EN_REG);
319 timer->context.tldr = dmtimer_read(timer, OMAP_TIMER_LOAD_REG);
320 timer->context.tmar = dmtimer_read(timer, OMAP_TIMER_MATCH_REG);
321 timer->context.tier = dmtimer_read(timer, timer->irq_ena);
322 timer->context.tsicr = dmtimer_read(timer, OMAP_TIMER_IF_CTRL_REG);
323}
324
325static int omap_timer_context_notifier(struct notifier_block *nb,
326 unsigned long cmd, void *v)
327{
328 struct dmtimer *timer;
329
330 timer = container_of(nb, struct dmtimer, nb);
331
332 switch (cmd) {
333 case CPU_CLUSTER_PM_ENTER:
334 if ((timer->capability & OMAP_TIMER_ALWON) ||
335 !atomic_read(&timer->enabled))
336 break;
337 omap_timer_save_context(timer);
338 break;
339 case CPU_CLUSTER_PM_ENTER_FAILED: /* No need to restore context */
340 break;
341 case CPU_CLUSTER_PM_EXIT:
342 if ((timer->capability & OMAP_TIMER_ALWON) ||
343 !atomic_read(&timer->enabled))
344 break;
345 omap_timer_restore_context(timer);
346 break;
347 }
348
349 return NOTIFY_OK;
350}
351
352static int omap_timer_fclk_notifier(struct notifier_block *nb,
353 unsigned long event, void *data)
354{
355 struct clk_notifier_data *clk_data = data;
356 struct dmtimer *timer = container_of(nb, struct dmtimer, fclk_nb);
357
358 switch (event) {
359 case POST_RATE_CHANGE:
360 timer->fclk_rate = clk_data->new_rate;
361 return NOTIFY_OK;
362 default:
363 return NOTIFY_DONE;
364 }
365}
366
367static int omap_dm_timer_reset(struct dmtimer *timer)
368{
369 u32 l, timeout = 100000;
370
371 if (timer->revision != 1)
372 return -EINVAL;
373
374 dmtimer_write(timer, OMAP_TIMER_IF_CTRL_REG, 0x06);
375
376 do {
377 l = dmtimer_read(timer, OMAP_TIMER_V1_SYS_STAT_OFFSET);
378 } while (!l && timeout--);
379
380 if (!timeout) {
381 dev_err(&timer->pdev->dev, "Timer failed to reset\n");
382 return -ETIMEDOUT;
383 }
384
385 /* Configure timer for smart-idle mode */
386 l = dmtimer_read(timer, OMAP_TIMER_OCP_CFG_OFFSET);
387 l |= 0x2 << 0x3;
388 dmtimer_write(timer, OMAP_TIMER_OCP_CFG_OFFSET, l);
389
390 timer->posted = 0;
391
392 return 0;
393}
394
395/*
396 * Functions exposed to PWM and remoteproc drivers via platform_data.
397 * Do not use these in the driver, these will get deprecated and will
398 * will be replaced by Linux generic framework functions such as
399 * chained interrupts and clock framework.
400 */
401static struct dmtimer *to_dmtimer(struct omap_dm_timer *cookie)
402{
403 if (!cookie)
404 return NULL;
405
406 return container_of(cookie, struct dmtimer, cookie);
407}
408
409static int omap_dm_timer_set_source(struct omap_dm_timer *cookie, int source)
410{
411 int ret;
412 const char *parent_name;
413 struct clk *parent;
414 struct dmtimer_platform_data *pdata;
415 struct dmtimer *timer;
416
417 timer = to_dmtimer(cookie);
418 if (unlikely(!timer) || IS_ERR(timer->fclk))
419 return -EINVAL;
420
421 switch (source) {
422 case OMAP_TIMER_SRC_SYS_CLK:
423 parent_name = "timer_sys_ck";
424 break;
425 case OMAP_TIMER_SRC_32_KHZ:
426 parent_name = "timer_32k_ck";
427 break;
428 case OMAP_TIMER_SRC_EXT_CLK:
429 parent_name = "timer_ext_ck";
430 break;
431 default:
432 return -EINVAL;
433 }
434
435 pdata = timer->pdev->dev.platform_data;
436
437 /*
438 * FIXME: Used for OMAP1 devices only because they do not currently
439 * use the clock framework to set the parent clock. To be removed
440 * once OMAP1 migrated to using clock framework for dmtimers
441 */
442 if (timer->omap1 && pdata && pdata->set_timer_src)
443 return pdata->set_timer_src(timer->pdev, source);
444
445#if defined(CONFIG_COMMON_CLK)
446 /* Check if the clock has configurable parents */
447 if (clk_hw_get_num_parents(__clk_get_hw(timer->fclk)) < 2)
448 return 0;
449#endif
450
451 parent = clk_get(&timer->pdev->dev, parent_name);
452 if (IS_ERR(parent)) {
453 pr_err("%s: %s not found\n", __func__, parent_name);
454 return -EINVAL;
455 }
456
457 ret = clk_set_parent(timer->fclk, parent);
458 if (ret < 0)
459 pr_err("%s: failed to set %s as parent\n", __func__,
460 parent_name);
461
462 clk_put(parent);
463
464 return ret;
465}
466
467static void omap_dm_timer_enable(struct omap_dm_timer *cookie)
468{
469 struct dmtimer *timer = to_dmtimer(cookie);
470 struct device *dev = &timer->pdev->dev;
471 int rc;
472
473 rc = pm_runtime_resume_and_get(dev);
474 if (rc)
475 dev_err(dev, "could not enable timer\n");
476}
477
478static void omap_dm_timer_disable(struct omap_dm_timer *cookie)
479{
480 struct dmtimer *timer = to_dmtimer(cookie);
481 struct device *dev = &timer->pdev->dev;
482
483 pm_runtime_put_sync(dev);
484}
485
486static int omap_dm_timer_prepare(struct dmtimer *timer)
487{
488 struct device *dev = &timer->pdev->dev;
489 int rc;
490
491 rc = pm_runtime_resume_and_get(dev);
492 if (rc)
493 return rc;
494
495 if (timer->capability & OMAP_TIMER_NEEDS_RESET) {
496 rc = omap_dm_timer_reset(timer);
497 if (rc) {
498 pm_runtime_put_sync(dev);
499 return rc;
500 }
501 }
502
503 __omap_dm_timer_enable_posted(timer);
504 pm_runtime_put_sync(dev);
505
506 return 0;
507}
508
509static inline u32 omap_dm_timer_reserved_systimer(int id)
510{
511 return (omap_reserved_systimers & (1 << (id - 1))) ? 1 : 0;
512}
513
514static struct dmtimer *_omap_dm_timer_request(int req_type, void *data)
515{
516 struct dmtimer *timer = NULL, *t;
517 struct device_node *np = NULL;
518 unsigned long flags;
519 u32 cap = 0;
520 int id = 0;
521
522 switch (req_type) {
523 case REQUEST_BY_ID:
524 id = *(int *)data;
525 break;
526 case REQUEST_BY_CAP:
527 cap = *(u32 *)data;
528 break;
529 case REQUEST_BY_NODE:
530 np = (struct device_node *)data;
531 break;
532 default:
533 /* REQUEST_ANY */
534 break;
535 }
536
537 spin_lock_irqsave(&dm_timer_lock, flags);
538 list_for_each_entry(t, &omap_timer_list, node) {
539 if (t->reserved)
540 continue;
541
542 switch (req_type) {
543 case REQUEST_BY_ID:
544 if (id == t->pdev->id) {
545 timer = t;
546 timer->reserved = 1;
547 goto found;
548 }
549 break;
550 case REQUEST_BY_CAP:
551 if (cap == (t->capability & cap)) {
552 /*
553 * If timer is not NULL, we have already found
554 * one timer. But it was not an exact match
555 * because it had more capabilities than what
556 * was required. Therefore, unreserve the last
557 * timer found and see if this one is a better
558 * match.
559 */
560 if (timer)
561 timer->reserved = 0;
562 timer = t;
563 timer->reserved = 1;
564
565 /* Exit loop early if we find an exact match */
566 if (t->capability == cap)
567 goto found;
568 }
569 break;
570 case REQUEST_BY_NODE:
571 if (np == t->pdev->dev.of_node) {
572 timer = t;
573 timer->reserved = 1;
574 goto found;
575 }
576 break;
577 default:
578 /* REQUEST_ANY */
579 timer = t;
580 timer->reserved = 1;
581 goto found;
582 }
583 }
584found:
585 spin_unlock_irqrestore(&dm_timer_lock, flags);
586
587 if (timer && omap_dm_timer_prepare(timer)) {
588 timer->reserved = 0;
589 timer = NULL;
590 }
591
592 if (!timer)
593 pr_debug("%s: timer request failed!\n", __func__);
594
595 return timer;
596}
597
598static struct omap_dm_timer *omap_dm_timer_request(void)
599{
600 struct dmtimer *timer;
601
602 timer = _omap_dm_timer_request(REQUEST_ANY, NULL);
603 if (!timer)
604 return NULL;
605
606 return &timer->cookie;
607}
608
609static struct omap_dm_timer *omap_dm_timer_request_specific(int id)
610{
611 struct dmtimer *timer;
612
613 /* Requesting timer by ID is not supported when device tree is used */
614 if (of_have_populated_dt()) {
615 pr_warn("%s: Please use omap_dm_timer_request_by_node()\n",
616 __func__);
617 return NULL;
618 }
619
620 timer = _omap_dm_timer_request(REQUEST_BY_ID, &id);
621 if (!timer)
622 return NULL;
623
624 return &timer->cookie;
625}
626
627/**
628 * omap_dm_timer_request_by_node - Request a timer by device-tree node
629 * @np: Pointer to device-tree timer node
630 *
631 * Request a timer based upon a device node pointer. Returns pointer to
632 * timer handle on success and a NULL pointer on failure.
633 */
634static struct omap_dm_timer *omap_dm_timer_request_by_node(struct device_node *np)
635{
636 struct dmtimer *timer;
637
638 if (!np)
639 return NULL;
640
641 timer = _omap_dm_timer_request(REQUEST_BY_NODE, np);
642 if (!timer)
643 return NULL;
644
645 return &timer->cookie;
646}
647
648static int omap_dm_timer_free(struct omap_dm_timer *cookie)
649{
650 struct dmtimer *timer;
651 struct device *dev;
652 int rc;
653
654 timer = to_dmtimer(cookie);
655 if (unlikely(!timer))
656 return -EINVAL;
657
658 WARN_ON(!timer->reserved);
659 timer->reserved = 0;
660
661 dev = &timer->pdev->dev;
662 rc = pm_runtime_resume_and_get(dev);
663 if (rc)
664 return rc;
665
666 /* Clear timer configuration */
667 dmtimer_write(timer, OMAP_TIMER_CTRL_REG, 0);
668
669 pm_runtime_put_sync(dev);
670
671 return 0;
672}
673
674static int omap_dm_timer_get_irq(struct omap_dm_timer *cookie)
675{
676 struct dmtimer *timer = to_dmtimer(cookie);
677 if (timer)
678 return timer->irq;
679 return -EINVAL;
680}
681
682#if defined(CONFIG_ARCH_OMAP1)
683#include <linux/soc/ti/omap1-io.h>
684
685static struct clk *omap_dm_timer_get_fclk(struct omap_dm_timer *cookie)
686{
687 return NULL;
688}
689
690/**
691 * omap_dm_timer_modify_idlect_mask - Check if any running timers use ARMXOR
692 * @inputmask: current value of idlect mask
693 */
694__u32 omap_dm_timer_modify_idlect_mask(__u32 inputmask)
695{
696 int i = 0;
697 struct dmtimer *timer = NULL;
698 unsigned long flags;
699
700 /* If ARMXOR cannot be idled this function call is unnecessary */
701 if (!(inputmask & (1 << 1)))
702 return inputmask;
703
704 /* If any active timer is using ARMXOR return modified mask */
705 spin_lock_irqsave(&dm_timer_lock, flags);
706 list_for_each_entry(timer, &omap_timer_list, node) {
707 u32 l;
708
709 l = dmtimer_read(timer, OMAP_TIMER_CTRL_REG);
710 if (l & OMAP_TIMER_CTRL_ST) {
711 if (((omap_readl(MOD_CONF_CTRL_1) >> (i * 2)) & 0x03) == 0)
712 inputmask &= ~(1 << 1);
713 else
714 inputmask &= ~(1 << 2);
715 }
716 i++;
717 }
718 spin_unlock_irqrestore(&dm_timer_lock, flags);
719
720 return inputmask;
721}
722
723#else
724
725static struct clk *omap_dm_timer_get_fclk(struct omap_dm_timer *cookie)
726{
727 struct dmtimer *timer = to_dmtimer(cookie);
728
729 if (timer && !IS_ERR(timer->fclk))
730 return timer->fclk;
731 return NULL;
732}
733
734__u32 omap_dm_timer_modify_idlect_mask(__u32 inputmask)
735{
736 BUG();
737
738 return 0;
739}
740
741#endif
742
743static int omap_dm_timer_start(struct omap_dm_timer *cookie)
744{
745 struct dmtimer *timer;
746 struct device *dev;
747 int rc;
748 u32 l;
749
750 timer = to_dmtimer(cookie);
751 if (unlikely(!timer))
752 return -EINVAL;
753
754 dev = &timer->pdev->dev;
755
756 rc = pm_runtime_resume_and_get(dev);
757 if (rc)
758 return rc;
759
760 l = dmtimer_read(timer, OMAP_TIMER_CTRL_REG);
761 if (!(l & OMAP_TIMER_CTRL_ST)) {
762 l |= OMAP_TIMER_CTRL_ST;
763 dmtimer_write(timer, OMAP_TIMER_CTRL_REG, l);
764 }
765
766 return 0;
767}
768
769static int omap_dm_timer_stop(struct omap_dm_timer *cookie)
770{
771 struct dmtimer *timer;
772 struct device *dev;
773
774 timer = to_dmtimer(cookie);
775 if (unlikely(!timer))
776 return -EINVAL;
777
778 dev = &timer->pdev->dev;
779
780 __omap_dm_timer_stop(timer);
781
782 pm_runtime_put_sync(dev);
783
784 return 0;
785}
786
787static int omap_dm_timer_set_load(struct omap_dm_timer *cookie,
788 unsigned int load)
789{
790 struct dmtimer *timer;
791 struct device *dev;
792 int rc;
793
794 timer = to_dmtimer(cookie);
795 if (unlikely(!timer))
796 return -EINVAL;
797
798 dev = &timer->pdev->dev;
799 rc = pm_runtime_resume_and_get(dev);
800 if (rc)
801 return rc;
802
803 dmtimer_write(timer, OMAP_TIMER_LOAD_REG, load);
804
805 pm_runtime_put_sync(dev);
806
807 return 0;
808}
809
810static int omap_dm_timer_set_match(struct omap_dm_timer *cookie, int enable,
811 unsigned int match)
812{
813 struct dmtimer *timer;
814 struct device *dev;
815 int rc;
816 u32 l;
817
818 timer = to_dmtimer(cookie);
819 if (unlikely(!timer))
820 return -EINVAL;
821
822 dev = &timer->pdev->dev;
823 rc = pm_runtime_resume_and_get(dev);
824 if (rc)
825 return rc;
826
827 l = dmtimer_read(timer, OMAP_TIMER_CTRL_REG);
828 if (enable)
829 l |= OMAP_TIMER_CTRL_CE;
830 else
831 l &= ~OMAP_TIMER_CTRL_CE;
832 dmtimer_write(timer, OMAP_TIMER_MATCH_REG, match);
833 dmtimer_write(timer, OMAP_TIMER_CTRL_REG, l);
834
835 pm_runtime_put_sync(dev);
836
837 return 0;
838}
839
840static int omap_dm_timer_set_pwm(struct omap_dm_timer *cookie, int def_on,
841 int toggle, int trigger, int autoreload)
842{
843 struct dmtimer *timer;
844 struct device *dev;
845 int rc;
846 u32 l;
847
848 timer = to_dmtimer(cookie);
849 if (unlikely(!timer))
850 return -EINVAL;
851
852 dev = &timer->pdev->dev;
853 rc = pm_runtime_resume_and_get(dev);
854 if (rc)
855 return rc;
856
857 l = dmtimer_read(timer, OMAP_TIMER_CTRL_REG);
858 l &= ~(OMAP_TIMER_CTRL_GPOCFG | OMAP_TIMER_CTRL_SCPWM |
859 OMAP_TIMER_CTRL_PT | (0x03 << 10) | OMAP_TIMER_CTRL_AR);
860 if (def_on)
861 l |= OMAP_TIMER_CTRL_SCPWM;
862 if (toggle)
863 l |= OMAP_TIMER_CTRL_PT;
864 l |= trigger << 10;
865 if (autoreload)
866 l |= OMAP_TIMER_CTRL_AR;
867 dmtimer_write(timer, OMAP_TIMER_CTRL_REG, l);
868
869 pm_runtime_put_sync(dev);
870
871 return 0;
872}
873
874static int omap_dm_timer_get_pwm_status(struct omap_dm_timer *cookie)
875{
876 struct dmtimer *timer;
877 struct device *dev;
878 int rc;
879 u32 l;
880
881 timer = to_dmtimer(cookie);
882 if (unlikely(!timer))
883 return -EINVAL;
884
885 dev = &timer->pdev->dev;
886 rc = pm_runtime_resume_and_get(dev);
887 if (rc)
888 return rc;
889
890 l = dmtimer_read(timer, OMAP_TIMER_CTRL_REG);
891
892 pm_runtime_put_sync(dev);
893
894 return l;
895}
896
897static int omap_dm_timer_set_prescaler(struct omap_dm_timer *cookie,
898 int prescaler)
899{
900 struct dmtimer *timer;
901 struct device *dev;
902 int rc;
903 u32 l;
904
905 timer = to_dmtimer(cookie);
906 if (unlikely(!timer) || prescaler < -1 || prescaler > 7)
907 return -EINVAL;
908
909 dev = &timer->pdev->dev;
910 rc = pm_runtime_resume_and_get(dev);
911 if (rc)
912 return rc;
913
914 l = dmtimer_read(timer, OMAP_TIMER_CTRL_REG);
915 l &= ~(OMAP_TIMER_CTRL_PRE | (0x07 << 2));
916 if (prescaler >= 0) {
917 l |= OMAP_TIMER_CTRL_PRE;
918 l |= prescaler << 2;
919 }
920 dmtimer_write(timer, OMAP_TIMER_CTRL_REG, l);
921
922 pm_runtime_put_sync(dev);
923
924 return 0;
925}
926
927static int omap_dm_timer_set_int_enable(struct omap_dm_timer *cookie,
928 unsigned int value)
929{
930 struct dmtimer *timer;
931 struct device *dev;
932 int rc;
933
934 timer = to_dmtimer(cookie);
935 if (unlikely(!timer))
936 return -EINVAL;
937
938 dev = &timer->pdev->dev;
939 rc = pm_runtime_resume_and_get(dev);
940 if (rc)
941 return rc;
942
943 __omap_dm_timer_int_enable(timer, value);
944
945 pm_runtime_put_sync(dev);
946
947 return 0;
948}
949
950/**
951 * omap_dm_timer_set_int_disable - disable timer interrupts
952 * @cookie: pointer to timer cookie
953 * @mask: bit mask of interrupts to be disabled
954 *
955 * Disables the specified timer interrupts for a timer.
956 */
957static int omap_dm_timer_set_int_disable(struct omap_dm_timer *cookie, u32 mask)
958{
959 struct dmtimer *timer;
960 struct device *dev;
961 u32 l = mask;
962 int rc;
963
964 timer = to_dmtimer(cookie);
965 if (unlikely(!timer))
966 return -EINVAL;
967
968 dev = &timer->pdev->dev;
969 rc = pm_runtime_resume_and_get(dev);
970 if (rc)
971 return rc;
972
973 if (timer->revision == 1)
974 l = dmtimer_read(timer, timer->irq_ena) & ~mask;
975
976 dmtimer_write(timer, timer->irq_dis, l);
977 l = dmtimer_read(timer, OMAP_TIMER_WAKEUP_EN_REG) & ~mask;
978 dmtimer_write(timer, OMAP_TIMER_WAKEUP_EN_REG, l);
979
980 pm_runtime_put_sync(dev);
981
982 return 0;
983}
984
985static unsigned int omap_dm_timer_read_status(struct omap_dm_timer *cookie)
986{
987 struct dmtimer *timer;
988 unsigned int l;
989
990 timer = to_dmtimer(cookie);
991 if (unlikely(!timer || !atomic_read(&timer->enabled))) {
992 pr_err("%s: timer not available or enabled.\n", __func__);
993 return 0;
994 }
995
996 l = dmtimer_read(timer, timer->irq_stat);
997
998 return l;
999}
1000
1001static int omap_dm_timer_write_status(struct omap_dm_timer *cookie, unsigned int value)
1002{
1003 struct dmtimer *timer;
1004
1005 timer = to_dmtimer(cookie);
1006 if (unlikely(!timer || !atomic_read(&timer->enabled)))
1007 return -EINVAL;
1008
1009 __omap_dm_timer_write_status(timer, value);
1010
1011 return 0;
1012}
1013
1014static unsigned int omap_dm_timer_read_counter(struct omap_dm_timer *cookie)
1015{
1016 struct dmtimer *timer;
1017
1018 timer = to_dmtimer(cookie);
1019 if (unlikely(!timer || !atomic_read(&timer->enabled))) {
1020 pr_err("%s: timer not iavailable or enabled.\n", __func__);
1021 return 0;
1022 }
1023
1024 return __omap_dm_timer_read_counter(timer);
1025}
1026
1027static int omap_dm_timer_write_counter(struct omap_dm_timer *cookie, unsigned int value)
1028{
1029 struct dmtimer *timer;
1030
1031 timer = to_dmtimer(cookie);
1032 if (unlikely(!timer || !atomic_read(&timer->enabled))) {
1033 pr_err("%s: timer not available or enabled.\n", __func__);
1034 return -EINVAL;
1035 }
1036
1037 dmtimer_write(timer, OMAP_TIMER_COUNTER_REG, value);
1038
1039 /* Save the context */
1040 timer->context.tcrr = value;
1041 return 0;
1042}
1043
1044static int __maybe_unused omap_dm_timer_runtime_suspend(struct device *dev)
1045{
1046 struct dmtimer *timer = dev_get_drvdata(dev);
1047
1048 atomic_set(&timer->enabled, 0);
1049
1050 if (timer->capability & OMAP_TIMER_ALWON || !timer->func_base)
1051 return 0;
1052
1053 omap_timer_save_context(timer);
1054
1055 return 0;
1056}
1057
1058static int __maybe_unused omap_dm_timer_runtime_resume(struct device *dev)
1059{
1060 struct dmtimer *timer = dev_get_drvdata(dev);
1061
1062 if (!(timer->capability & OMAP_TIMER_ALWON) && timer->func_base)
1063 omap_timer_restore_context(timer);
1064
1065 atomic_set(&timer->enabled, 1);
1066
1067 return 0;
1068}
1069
1070static const struct dev_pm_ops omap_dm_timer_pm_ops = {
1071 SET_RUNTIME_PM_OPS(omap_dm_timer_runtime_suspend,
1072 omap_dm_timer_runtime_resume, NULL)
1073};
1074
1075static const struct of_device_id omap_timer_match[];
1076
1077/**
1078 * omap_dm_timer_probe - probe function called for every registered device
1079 * @pdev: pointer to current timer platform device
1080 *
1081 * Called by driver framework at the end of device registration for all
1082 * timer devices.
1083 */
1084static int omap_dm_timer_probe(struct platform_device *pdev)
1085{
1086 unsigned long flags;
1087 struct dmtimer *timer;
1088 struct device *dev = &pdev->dev;
1089 const struct dmtimer_platform_data *pdata;
1090 int ret;
1091
1092 pdata = of_device_get_match_data(dev);
1093 if (!pdata)
1094 pdata = dev_get_platdata(dev);
1095 else
1096 dev->platform_data = (void *)pdata;
1097
1098 if (!pdata) {
1099 dev_err(dev, "%s: no platform data.\n", __func__);
1100 return -ENODEV;
1101 }
1102
1103 timer = devm_kzalloc(dev, sizeof(*timer), GFP_KERNEL);
1104 if (!timer)
1105 return -ENOMEM;
1106
1107 timer->irq = platform_get_irq(pdev, 0);
1108 if (timer->irq < 0)
1109 return timer->irq;
1110
1111 timer->io_base = devm_platform_ioremap_resource(pdev, 0);
1112 if (IS_ERR(timer->io_base))
1113 return PTR_ERR(timer->io_base);
1114
1115 platform_set_drvdata(pdev, timer);
1116
1117 if (dev->of_node) {
1118 if (of_property_read_bool(dev->of_node, "ti,timer-alwon"))
1119 timer->capability |= OMAP_TIMER_ALWON;
1120 if (of_property_read_bool(dev->of_node, "ti,timer-dsp"))
1121 timer->capability |= OMAP_TIMER_HAS_DSP_IRQ;
1122 if (of_property_read_bool(dev->of_node, "ti,timer-pwm"))
1123 timer->capability |= OMAP_TIMER_HAS_PWM;
1124 if (of_property_read_bool(dev->of_node, "ti,timer-secure"))
1125 timer->capability |= OMAP_TIMER_SECURE;
1126 } else {
1127 timer->id = pdev->id;
1128 timer->capability = pdata->timer_capability;
1129 timer->reserved = omap_dm_timer_reserved_systimer(timer->id);
1130 }
1131
1132 timer->omap1 = timer->capability & OMAP_TIMER_NEEDS_RESET;
1133
1134 /* OMAP1 devices do not yet use the clock framework for dmtimers */
1135 if (!timer->omap1) {
1136 timer->fclk = devm_clk_get(dev, "fck");
1137 if (IS_ERR(timer->fclk))
1138 return PTR_ERR(timer->fclk);
1139
1140 timer->fclk_nb.notifier_call = omap_timer_fclk_notifier;
1141 ret = devm_clk_notifier_register(dev, timer->fclk,
1142 &timer->fclk_nb);
1143 if (ret)
1144 return ret;
1145
1146 timer->fclk_rate = clk_get_rate(timer->fclk);
1147 } else {
1148 timer->fclk = ERR_PTR(-ENODEV);
1149 }
1150
1151 if (!(timer->capability & OMAP_TIMER_ALWON)) {
1152 timer->nb.notifier_call = omap_timer_context_notifier;
1153 cpu_pm_register_notifier(&timer->nb);
1154 }
1155
1156 timer->errata = pdata->timer_errata;
1157
1158 timer->pdev = pdev;
1159
1160 pm_runtime_enable(dev);
1161
1162 if (!timer->reserved) {
1163 ret = pm_runtime_resume_and_get(dev);
1164 if (ret) {
1165 dev_err(dev, "%s: pm_runtime_get_sync failed!\n",
1166 __func__);
1167 goto err_disable;
1168 }
1169 __omap_dm_timer_init_regs(timer);
1170
1171 /* Clear timer configuration */
1172 dmtimer_write(timer, OMAP_TIMER_CTRL_REG, 0);
1173
1174 pm_runtime_put(dev);
1175 }
1176
1177 /* add the timer element to the list */
1178 spin_lock_irqsave(&dm_timer_lock, flags);
1179 list_add_tail(&timer->node, &omap_timer_list);
1180 spin_unlock_irqrestore(&dm_timer_lock, flags);
1181
1182 dev_dbg(dev, "Device Probed.\n");
1183
1184 return 0;
1185
1186err_disable:
1187 pm_runtime_disable(dev);
1188 return ret;
1189}
1190
1191/**
1192 * omap_dm_timer_remove - cleanup a registered timer device
1193 * @pdev: pointer to current timer platform device
1194 *
1195 * Called by driver framework whenever a timer device is unregistered.
1196 * In addition to freeing platform resources it also deletes the timer
1197 * entry from the local list.
1198 */
1199static void omap_dm_timer_remove(struct platform_device *pdev)
1200{
1201 struct dmtimer *timer;
1202 unsigned long flags;
1203 int ret = -EINVAL;
1204
1205 spin_lock_irqsave(&dm_timer_lock, flags);
1206 list_for_each_entry(timer, &omap_timer_list, node)
1207 if (!strcmp(dev_name(&timer->pdev->dev),
1208 dev_name(&pdev->dev))) {
1209 if (!(timer->capability & OMAP_TIMER_ALWON))
1210 cpu_pm_unregister_notifier(&timer->nb);
1211 list_del(&timer->node);
1212 ret = 0;
1213 break;
1214 }
1215 spin_unlock_irqrestore(&dm_timer_lock, flags);
1216
1217 pm_runtime_disable(&pdev->dev);
1218
1219 if (ret)
1220 dev_err(&pdev->dev, "Unable to determine timer entry in list of drivers on remove\n");
1221}
1222
1223static const struct omap_dm_timer_ops dmtimer_ops = {
1224 .request_by_node = omap_dm_timer_request_by_node,
1225 .request_specific = omap_dm_timer_request_specific,
1226 .request = omap_dm_timer_request,
1227 .set_source = omap_dm_timer_set_source,
1228 .get_irq = omap_dm_timer_get_irq,
1229 .set_int_enable = omap_dm_timer_set_int_enable,
1230 .set_int_disable = omap_dm_timer_set_int_disable,
1231 .free = omap_dm_timer_free,
1232 .enable = omap_dm_timer_enable,
1233 .disable = omap_dm_timer_disable,
1234 .get_fclk = omap_dm_timer_get_fclk,
1235 .start = omap_dm_timer_start,
1236 .stop = omap_dm_timer_stop,
1237 .set_load = omap_dm_timer_set_load,
1238 .set_match = omap_dm_timer_set_match,
1239 .set_pwm = omap_dm_timer_set_pwm,
1240 .get_pwm_status = omap_dm_timer_get_pwm_status,
1241 .set_prescaler = omap_dm_timer_set_prescaler,
1242 .read_counter = omap_dm_timer_read_counter,
1243 .write_counter = omap_dm_timer_write_counter,
1244 .read_status = omap_dm_timer_read_status,
1245 .write_status = omap_dm_timer_write_status,
1246};
1247
1248static const struct dmtimer_platform_data omap3plus_pdata = {
1249 .timer_errata = OMAP_TIMER_ERRATA_I103_I767,
1250 .timer_ops = &dmtimer_ops,
1251};
1252
1253static const struct dmtimer_platform_data am6_pdata = {
1254 .timer_ops = &dmtimer_ops,
1255};
1256
1257static const struct of_device_id omap_timer_match[] = {
1258 {
1259 .compatible = "ti,omap2420-timer",
1260 },
1261 {
1262 .compatible = "ti,omap3430-timer",
1263 .data = &omap3plus_pdata,
1264 },
1265 {
1266 .compatible = "ti,omap4430-timer",
1267 .data = &omap3plus_pdata,
1268 },
1269 {
1270 .compatible = "ti,omap5430-timer",
1271 .data = &omap3plus_pdata,
1272 },
1273 {
1274 .compatible = "ti,am335x-timer",
1275 .data = &omap3plus_pdata,
1276 },
1277 {
1278 .compatible = "ti,am335x-timer-1ms",
1279 .data = &omap3plus_pdata,
1280 },
1281 {
1282 .compatible = "ti,dm816-timer",
1283 .data = &omap3plus_pdata,
1284 },
1285 {
1286 .compatible = "ti,am654-timer",
1287 .data = &am6_pdata,
1288 },
1289 {},
1290};
1291MODULE_DEVICE_TABLE(of, omap_timer_match);
1292
1293static struct platform_driver omap_dm_timer_driver = {
1294 .probe = omap_dm_timer_probe,
1295 .remove_new = omap_dm_timer_remove,
1296 .driver = {
1297 .name = "omap_timer",
1298 .of_match_table = omap_timer_match,
1299 .pm = &omap_dm_timer_pm_ops,
1300 },
1301};
1302
1303module_platform_driver(omap_dm_timer_driver);
1304
1305MODULE_DESCRIPTION("OMAP Dual-Mode Timer Driver");
1306MODULE_AUTHOR("Texas Instruments Inc");
1// SPDX-License-Identifier: GPL-2.0+
2/*
3 * linux/arch/arm/plat-omap/dmtimer.c
4 *
5 * OMAP Dual-Mode Timers
6 *
7 * Copyright (C) 2010 Texas Instruments Incorporated - https://www.ti.com/
8 * Tarun Kanti DebBarma <tarun.kanti@ti.com>
9 * Thara Gopinath <thara@ti.com>
10 *
11 * dmtimer adaptation to platform_driver.
12 *
13 * Copyright (C) 2005 Nokia Corporation
14 * OMAP2 support by Juha Yrjola
15 * API improvements and OMAP2 clock framework support by Timo Teras
16 *
17 * Copyright (C) 2009 Texas Instruments
18 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
19 */
20
21#include <linux/clk.h>
22#include <linux/clk-provider.h>
23#include <linux/cpu_pm.h>
24#include <linux/module.h>
25#include <linux/io.h>
26#include <linux/device.h>
27#include <linux/err.h>
28#include <linux/pm_runtime.h>
29#include <linux/of.h>
30#include <linux/of_device.h>
31#include <linux/platform_device.h>
32#include <linux/platform_data/dmtimer-omap.h>
33
34#include <clocksource/timer-ti-dm.h>
35
36static u32 omap_reserved_systimers;
37static LIST_HEAD(omap_timer_list);
38static DEFINE_SPINLOCK(dm_timer_lock);
39
40enum {
41 REQUEST_ANY = 0,
42 REQUEST_BY_ID,
43 REQUEST_BY_CAP,
44 REQUEST_BY_NODE,
45};
46
47/**
48 * omap_dm_timer_read_reg - read timer registers in posted and non-posted mode
49 * @timer: timer pointer over which read operation to perform
50 * @reg: lowest byte holds the register offset
51 *
52 * The posted mode bit is encoded in reg. Note that in posted mode write
53 * pending bit must be checked. Otherwise a read of a non completed write
54 * will produce an error.
55 */
56static inline u32 omap_dm_timer_read_reg(struct omap_dm_timer *timer, u32 reg)
57{
58 WARN_ON((reg & 0xff) < _OMAP_TIMER_WAKEUP_EN_OFFSET);
59 return __omap_dm_timer_read(timer, reg, timer->posted);
60}
61
62/**
63 * omap_dm_timer_write_reg - write timer registers in posted and non-posted mode
64 * @timer: timer pointer over which write operation is to perform
65 * @reg: lowest byte holds the register offset
66 * @value: data to write into the register
67 *
68 * The posted mode bit is encoded in reg. Note that in posted mode the write
69 * pending bit must be checked. Otherwise a write on a register which has a
70 * pending write will be lost.
71 */
72static void omap_dm_timer_write_reg(struct omap_dm_timer *timer, u32 reg,
73 u32 value)
74{
75 WARN_ON((reg & 0xff) < _OMAP_TIMER_WAKEUP_EN_OFFSET);
76 __omap_dm_timer_write(timer, reg, value, timer->posted);
77}
78
79static void omap_timer_restore_context(struct omap_dm_timer *timer)
80{
81 __omap_dm_timer_write(timer, OMAP_TIMER_OCP_CFG_OFFSET,
82 timer->context.ocp_cfg, 0);
83
84 omap_dm_timer_write_reg(timer, OMAP_TIMER_WAKEUP_EN_REG,
85 timer->context.twer);
86 omap_dm_timer_write_reg(timer, OMAP_TIMER_COUNTER_REG,
87 timer->context.tcrr);
88 omap_dm_timer_write_reg(timer, OMAP_TIMER_LOAD_REG,
89 timer->context.tldr);
90 omap_dm_timer_write_reg(timer, OMAP_TIMER_MATCH_REG,
91 timer->context.tmar);
92 omap_dm_timer_write_reg(timer, OMAP_TIMER_IF_CTRL_REG,
93 timer->context.tsicr);
94 writel_relaxed(timer->context.tier, timer->irq_ena);
95 omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG,
96 timer->context.tclr);
97}
98
99static void omap_timer_save_context(struct omap_dm_timer *timer)
100{
101 timer->context.ocp_cfg =
102 __omap_dm_timer_read(timer, OMAP_TIMER_OCP_CFG_OFFSET, 0);
103
104 timer->context.tclr =
105 omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
106 timer->context.twer =
107 omap_dm_timer_read_reg(timer, OMAP_TIMER_WAKEUP_EN_REG);
108 timer->context.tldr =
109 omap_dm_timer_read_reg(timer, OMAP_TIMER_LOAD_REG);
110 timer->context.tmar =
111 omap_dm_timer_read_reg(timer, OMAP_TIMER_MATCH_REG);
112 timer->context.tier = readl_relaxed(timer->irq_ena);
113 timer->context.tsicr =
114 omap_dm_timer_read_reg(timer, OMAP_TIMER_IF_CTRL_REG);
115}
116
117static int omap_timer_context_notifier(struct notifier_block *nb,
118 unsigned long cmd, void *v)
119{
120 struct omap_dm_timer *timer;
121
122 timer = container_of(nb, struct omap_dm_timer, nb);
123
124 switch (cmd) {
125 case CPU_CLUSTER_PM_ENTER:
126 if ((timer->capability & OMAP_TIMER_ALWON) ||
127 !atomic_read(&timer->enabled))
128 break;
129 omap_timer_save_context(timer);
130 break;
131 case CPU_CLUSTER_PM_ENTER_FAILED: /* No need to restore context */
132 break;
133 case CPU_CLUSTER_PM_EXIT:
134 if ((timer->capability & OMAP_TIMER_ALWON) ||
135 !atomic_read(&timer->enabled))
136 break;
137 omap_timer_restore_context(timer);
138 break;
139 }
140
141 return NOTIFY_OK;
142}
143
144static int omap_dm_timer_reset(struct omap_dm_timer *timer)
145{
146 u32 l, timeout = 100000;
147
148 if (timer->revision != 1)
149 return -EINVAL;
150
151 omap_dm_timer_write_reg(timer, OMAP_TIMER_IF_CTRL_REG, 0x06);
152
153 do {
154 l = __omap_dm_timer_read(timer,
155 OMAP_TIMER_V1_SYS_STAT_OFFSET, 0);
156 } while (!l && timeout--);
157
158 if (!timeout) {
159 dev_err(&timer->pdev->dev, "Timer failed to reset\n");
160 return -ETIMEDOUT;
161 }
162
163 /* Configure timer for smart-idle mode */
164 l = __omap_dm_timer_read(timer, OMAP_TIMER_OCP_CFG_OFFSET, 0);
165 l |= 0x2 << 0x3;
166 __omap_dm_timer_write(timer, OMAP_TIMER_OCP_CFG_OFFSET, l, 0);
167
168 timer->posted = 0;
169
170 return 0;
171}
172
173static int omap_dm_timer_set_source(struct omap_dm_timer *timer, int source)
174{
175 int ret;
176 const char *parent_name;
177 struct clk *parent;
178 struct dmtimer_platform_data *pdata;
179
180 if (unlikely(!timer) || IS_ERR(timer->fclk))
181 return -EINVAL;
182
183 switch (source) {
184 case OMAP_TIMER_SRC_SYS_CLK:
185 parent_name = "timer_sys_ck";
186 break;
187 case OMAP_TIMER_SRC_32_KHZ:
188 parent_name = "timer_32k_ck";
189 break;
190 case OMAP_TIMER_SRC_EXT_CLK:
191 parent_name = "timer_ext_ck";
192 break;
193 default:
194 return -EINVAL;
195 }
196
197 pdata = timer->pdev->dev.platform_data;
198
199 /*
200 * FIXME: Used for OMAP1 devices only because they do not currently
201 * use the clock framework to set the parent clock. To be removed
202 * once OMAP1 migrated to using clock framework for dmtimers
203 */
204 if (pdata && pdata->set_timer_src)
205 return pdata->set_timer_src(timer->pdev, source);
206
207#if defined(CONFIG_COMMON_CLK)
208 /* Check if the clock has configurable parents */
209 if (clk_hw_get_num_parents(__clk_get_hw(timer->fclk)) < 2)
210 return 0;
211#endif
212
213 parent = clk_get(&timer->pdev->dev, parent_name);
214 if (IS_ERR(parent)) {
215 pr_err("%s: %s not found\n", __func__, parent_name);
216 return -EINVAL;
217 }
218
219 ret = clk_set_parent(timer->fclk, parent);
220 if (ret < 0)
221 pr_err("%s: failed to set %s as parent\n", __func__,
222 parent_name);
223
224 clk_put(parent);
225
226 return ret;
227}
228
229static void omap_dm_timer_enable(struct omap_dm_timer *timer)
230{
231 pm_runtime_get_sync(&timer->pdev->dev);
232}
233
234static void omap_dm_timer_disable(struct omap_dm_timer *timer)
235{
236 pm_runtime_put_sync(&timer->pdev->dev);
237}
238
239static int omap_dm_timer_prepare(struct omap_dm_timer *timer)
240{
241 int rc;
242
243 /*
244 * FIXME: OMAP1 devices do not use the clock framework for dmtimers so
245 * do not call clk_get() for these devices.
246 */
247 if (!(timer->capability & OMAP_TIMER_NEEDS_RESET)) {
248 timer->fclk = clk_get(&timer->pdev->dev, "fck");
249 if (WARN_ON_ONCE(IS_ERR(timer->fclk))) {
250 dev_err(&timer->pdev->dev, ": No fclk handle.\n");
251 return -EINVAL;
252 }
253 }
254
255 omap_dm_timer_enable(timer);
256
257 if (timer->capability & OMAP_TIMER_NEEDS_RESET) {
258 rc = omap_dm_timer_reset(timer);
259 if (rc) {
260 omap_dm_timer_disable(timer);
261 return rc;
262 }
263 }
264
265 __omap_dm_timer_enable_posted(timer);
266 omap_dm_timer_disable(timer);
267
268 return 0;
269}
270
271static inline u32 omap_dm_timer_reserved_systimer(int id)
272{
273 return (omap_reserved_systimers & (1 << (id - 1))) ? 1 : 0;
274}
275
276int omap_dm_timer_reserve_systimer(int id)
277{
278 if (omap_dm_timer_reserved_systimer(id))
279 return -ENODEV;
280
281 omap_reserved_systimers |= (1 << (id - 1));
282
283 return 0;
284}
285
286static struct omap_dm_timer *_omap_dm_timer_request(int req_type, void *data)
287{
288 struct omap_dm_timer *timer = NULL, *t;
289 struct device_node *np = NULL;
290 unsigned long flags;
291 u32 cap = 0;
292 int id = 0;
293
294 switch (req_type) {
295 case REQUEST_BY_ID:
296 id = *(int *)data;
297 break;
298 case REQUEST_BY_CAP:
299 cap = *(u32 *)data;
300 break;
301 case REQUEST_BY_NODE:
302 np = (struct device_node *)data;
303 break;
304 default:
305 /* REQUEST_ANY */
306 break;
307 }
308
309 spin_lock_irqsave(&dm_timer_lock, flags);
310 list_for_each_entry(t, &omap_timer_list, node) {
311 if (t->reserved)
312 continue;
313
314 switch (req_type) {
315 case REQUEST_BY_ID:
316 if (id == t->pdev->id) {
317 timer = t;
318 timer->reserved = 1;
319 goto found;
320 }
321 break;
322 case REQUEST_BY_CAP:
323 if (cap == (t->capability & cap)) {
324 /*
325 * If timer is not NULL, we have already found
326 * one timer. But it was not an exact match
327 * because it had more capabilities than what
328 * was required. Therefore, unreserve the last
329 * timer found and see if this one is a better
330 * match.
331 */
332 if (timer)
333 timer->reserved = 0;
334 timer = t;
335 timer->reserved = 1;
336
337 /* Exit loop early if we find an exact match */
338 if (t->capability == cap)
339 goto found;
340 }
341 break;
342 case REQUEST_BY_NODE:
343 if (np == t->pdev->dev.of_node) {
344 timer = t;
345 timer->reserved = 1;
346 goto found;
347 }
348 break;
349 default:
350 /* REQUEST_ANY */
351 timer = t;
352 timer->reserved = 1;
353 goto found;
354 }
355 }
356found:
357 spin_unlock_irqrestore(&dm_timer_lock, flags);
358
359 if (timer && omap_dm_timer_prepare(timer)) {
360 timer->reserved = 0;
361 timer = NULL;
362 }
363
364 if (!timer)
365 pr_debug("%s: timer request failed!\n", __func__);
366
367 return timer;
368}
369
370static struct omap_dm_timer *omap_dm_timer_request(void)
371{
372 return _omap_dm_timer_request(REQUEST_ANY, NULL);
373}
374
375static struct omap_dm_timer *omap_dm_timer_request_specific(int id)
376{
377 /* Requesting timer by ID is not supported when device tree is used */
378 if (of_have_populated_dt()) {
379 pr_warn("%s: Please use omap_dm_timer_request_by_node()\n",
380 __func__);
381 return NULL;
382 }
383
384 return _omap_dm_timer_request(REQUEST_BY_ID, &id);
385}
386
387/**
388 * omap_dm_timer_request_by_cap - Request a timer by capability
389 * @cap: Bit mask of capabilities to match
390 *
391 * Find a timer based upon capabilities bit mask. Callers of this function
392 * should use the definitions found in the plat/dmtimer.h file under the
393 * comment "timer capabilities used in hwmod database". Returns pointer to
394 * timer handle on success and a NULL pointer on failure.
395 */
396struct omap_dm_timer *omap_dm_timer_request_by_cap(u32 cap)
397{
398 return _omap_dm_timer_request(REQUEST_BY_CAP, &cap);
399}
400
401/**
402 * omap_dm_timer_request_by_node - Request a timer by device-tree node
403 * @np: Pointer to device-tree timer node
404 *
405 * Request a timer based upon a device node pointer. Returns pointer to
406 * timer handle on success and a NULL pointer on failure.
407 */
408static struct omap_dm_timer *omap_dm_timer_request_by_node(struct device_node *np)
409{
410 if (!np)
411 return NULL;
412
413 return _omap_dm_timer_request(REQUEST_BY_NODE, np);
414}
415
416static int omap_dm_timer_free(struct omap_dm_timer *timer)
417{
418 if (unlikely(!timer))
419 return -EINVAL;
420
421 clk_put(timer->fclk);
422
423 WARN_ON(!timer->reserved);
424 timer->reserved = 0;
425 return 0;
426}
427
428int omap_dm_timer_get_irq(struct omap_dm_timer *timer)
429{
430 if (timer)
431 return timer->irq;
432 return -EINVAL;
433}
434
435#if defined(CONFIG_ARCH_OMAP1)
436#include <mach/hardware.h>
437
438static struct clk *omap_dm_timer_get_fclk(struct omap_dm_timer *timer)
439{
440 return NULL;
441}
442
443/**
444 * omap_dm_timer_modify_idlect_mask - Check if any running timers use ARMXOR
445 * @inputmask: current value of idlect mask
446 */
447__u32 omap_dm_timer_modify_idlect_mask(__u32 inputmask)
448{
449 int i = 0;
450 struct omap_dm_timer *timer = NULL;
451 unsigned long flags;
452
453 /* If ARMXOR cannot be idled this function call is unnecessary */
454 if (!(inputmask & (1 << 1)))
455 return inputmask;
456
457 /* If any active timer is using ARMXOR return modified mask */
458 spin_lock_irqsave(&dm_timer_lock, flags);
459 list_for_each_entry(timer, &omap_timer_list, node) {
460 u32 l;
461
462 l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
463 if (l & OMAP_TIMER_CTRL_ST) {
464 if (((omap_readl(MOD_CONF_CTRL_1) >> (i * 2)) & 0x03) == 0)
465 inputmask &= ~(1 << 1);
466 else
467 inputmask &= ~(1 << 2);
468 }
469 i++;
470 }
471 spin_unlock_irqrestore(&dm_timer_lock, flags);
472
473 return inputmask;
474}
475
476#else
477
478static struct clk *omap_dm_timer_get_fclk(struct omap_dm_timer *timer)
479{
480 if (timer && !IS_ERR(timer->fclk))
481 return timer->fclk;
482 return NULL;
483}
484
485__u32 omap_dm_timer_modify_idlect_mask(__u32 inputmask)
486{
487 BUG();
488
489 return 0;
490}
491
492#endif
493
494int omap_dm_timer_trigger(struct omap_dm_timer *timer)
495{
496 if (unlikely(!timer || !atomic_read(&timer->enabled))) {
497 pr_err("%s: timer not available or enabled.\n", __func__);
498 return -EINVAL;
499 }
500
501 omap_dm_timer_write_reg(timer, OMAP_TIMER_TRIGGER_REG, 0);
502 return 0;
503}
504
505static int omap_dm_timer_start(struct omap_dm_timer *timer)
506{
507 u32 l;
508
509 if (unlikely(!timer))
510 return -EINVAL;
511
512 omap_dm_timer_enable(timer);
513
514 l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
515 if (!(l & OMAP_TIMER_CTRL_ST)) {
516 l |= OMAP_TIMER_CTRL_ST;
517 omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG, l);
518 }
519
520 return 0;
521}
522
523static int omap_dm_timer_stop(struct omap_dm_timer *timer)
524{
525 unsigned long rate = 0;
526
527 if (unlikely(!timer))
528 return -EINVAL;
529
530 if (!(timer->capability & OMAP_TIMER_NEEDS_RESET))
531 rate = clk_get_rate(timer->fclk);
532
533 __omap_dm_timer_stop(timer, timer->posted, rate);
534
535 omap_dm_timer_disable(timer);
536 return 0;
537}
538
539static int omap_dm_timer_set_load(struct omap_dm_timer *timer,
540 unsigned int load)
541{
542 if (unlikely(!timer))
543 return -EINVAL;
544
545 omap_dm_timer_enable(timer);
546 omap_dm_timer_write_reg(timer, OMAP_TIMER_LOAD_REG, load);
547
548 omap_dm_timer_disable(timer);
549 return 0;
550}
551
552static int omap_dm_timer_set_match(struct omap_dm_timer *timer, int enable,
553 unsigned int match)
554{
555 u32 l;
556
557 if (unlikely(!timer))
558 return -EINVAL;
559
560 omap_dm_timer_enable(timer);
561 l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
562 if (enable)
563 l |= OMAP_TIMER_CTRL_CE;
564 else
565 l &= ~OMAP_TIMER_CTRL_CE;
566 omap_dm_timer_write_reg(timer, OMAP_TIMER_MATCH_REG, match);
567 omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG, l);
568
569 omap_dm_timer_disable(timer);
570 return 0;
571}
572
573static int omap_dm_timer_set_pwm(struct omap_dm_timer *timer, int def_on,
574 int toggle, int trigger, int autoreload)
575{
576 u32 l;
577
578 if (unlikely(!timer))
579 return -EINVAL;
580
581 omap_dm_timer_enable(timer);
582 l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
583 l &= ~(OMAP_TIMER_CTRL_GPOCFG | OMAP_TIMER_CTRL_SCPWM |
584 OMAP_TIMER_CTRL_PT | (0x03 << 10) | OMAP_TIMER_CTRL_AR);
585 if (def_on)
586 l |= OMAP_TIMER_CTRL_SCPWM;
587 if (toggle)
588 l |= OMAP_TIMER_CTRL_PT;
589 l |= trigger << 10;
590 if (autoreload)
591 l |= OMAP_TIMER_CTRL_AR;
592 omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG, l);
593
594 omap_dm_timer_disable(timer);
595 return 0;
596}
597
598static int omap_dm_timer_get_pwm_status(struct omap_dm_timer *timer)
599{
600 u32 l;
601
602 if (unlikely(!timer))
603 return -EINVAL;
604
605 omap_dm_timer_enable(timer);
606 l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
607 omap_dm_timer_disable(timer);
608
609 return l;
610}
611
612static int omap_dm_timer_set_prescaler(struct omap_dm_timer *timer,
613 int prescaler)
614{
615 u32 l;
616
617 if (unlikely(!timer) || prescaler < -1 || prescaler > 7)
618 return -EINVAL;
619
620 omap_dm_timer_enable(timer);
621 l = omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG);
622 l &= ~(OMAP_TIMER_CTRL_PRE | (0x07 << 2));
623 if (prescaler >= 0) {
624 l |= OMAP_TIMER_CTRL_PRE;
625 l |= prescaler << 2;
626 }
627 omap_dm_timer_write_reg(timer, OMAP_TIMER_CTRL_REG, l);
628
629 omap_dm_timer_disable(timer);
630 return 0;
631}
632
633static int omap_dm_timer_set_int_enable(struct omap_dm_timer *timer,
634 unsigned int value)
635{
636 if (unlikely(!timer))
637 return -EINVAL;
638
639 omap_dm_timer_enable(timer);
640 __omap_dm_timer_int_enable(timer, value);
641
642 omap_dm_timer_disable(timer);
643 return 0;
644}
645
646/**
647 * omap_dm_timer_set_int_disable - disable timer interrupts
648 * @timer: pointer to timer handle
649 * @mask: bit mask of interrupts to be disabled
650 *
651 * Disables the specified timer interrupts for a timer.
652 */
653static int omap_dm_timer_set_int_disable(struct omap_dm_timer *timer, u32 mask)
654{
655 u32 l = mask;
656
657 if (unlikely(!timer))
658 return -EINVAL;
659
660 omap_dm_timer_enable(timer);
661
662 if (timer->revision == 1)
663 l = readl_relaxed(timer->irq_ena) & ~mask;
664
665 writel_relaxed(l, timer->irq_dis);
666 l = omap_dm_timer_read_reg(timer, OMAP_TIMER_WAKEUP_EN_REG) & ~mask;
667 omap_dm_timer_write_reg(timer, OMAP_TIMER_WAKEUP_EN_REG, l);
668
669 omap_dm_timer_disable(timer);
670 return 0;
671}
672
673static unsigned int omap_dm_timer_read_status(struct omap_dm_timer *timer)
674{
675 unsigned int l;
676
677 if (unlikely(!timer || !atomic_read(&timer->enabled))) {
678 pr_err("%s: timer not available or enabled.\n", __func__);
679 return 0;
680 }
681
682 l = readl_relaxed(timer->irq_stat);
683
684 return l;
685}
686
687static int omap_dm_timer_write_status(struct omap_dm_timer *timer, unsigned int value)
688{
689 if (unlikely(!timer || !atomic_read(&timer->enabled)))
690 return -EINVAL;
691
692 __omap_dm_timer_write_status(timer, value);
693
694 return 0;
695}
696
697static unsigned int omap_dm_timer_read_counter(struct omap_dm_timer *timer)
698{
699 if (unlikely(!timer || !atomic_read(&timer->enabled))) {
700 pr_err("%s: timer not iavailable or enabled.\n", __func__);
701 return 0;
702 }
703
704 return __omap_dm_timer_read_counter(timer, timer->posted);
705}
706
707static int omap_dm_timer_write_counter(struct omap_dm_timer *timer, unsigned int value)
708{
709 if (unlikely(!timer || !atomic_read(&timer->enabled))) {
710 pr_err("%s: timer not available or enabled.\n", __func__);
711 return -EINVAL;
712 }
713
714 omap_dm_timer_write_reg(timer, OMAP_TIMER_COUNTER_REG, value);
715
716 /* Save the context */
717 timer->context.tcrr = value;
718 return 0;
719}
720
721int omap_dm_timers_active(void)
722{
723 struct omap_dm_timer *timer;
724
725 list_for_each_entry(timer, &omap_timer_list, node) {
726 if (!timer->reserved)
727 continue;
728
729 if (omap_dm_timer_read_reg(timer, OMAP_TIMER_CTRL_REG) &
730 OMAP_TIMER_CTRL_ST) {
731 return 1;
732 }
733 }
734 return 0;
735}
736
737static int __maybe_unused omap_dm_timer_runtime_suspend(struct device *dev)
738{
739 struct omap_dm_timer *timer = dev_get_drvdata(dev);
740
741 atomic_set(&timer->enabled, 0);
742
743 if (timer->capability & OMAP_TIMER_ALWON || !timer->func_base)
744 return 0;
745
746 omap_timer_save_context(timer);
747
748 return 0;
749}
750
751static int __maybe_unused omap_dm_timer_runtime_resume(struct device *dev)
752{
753 struct omap_dm_timer *timer = dev_get_drvdata(dev);
754
755 if (!(timer->capability & OMAP_TIMER_ALWON) && timer->func_base)
756 omap_timer_restore_context(timer);
757
758 atomic_set(&timer->enabled, 1);
759
760 return 0;
761}
762
763static const struct dev_pm_ops omap_dm_timer_pm_ops = {
764 SET_RUNTIME_PM_OPS(omap_dm_timer_runtime_suspend,
765 omap_dm_timer_runtime_resume, NULL)
766};
767
768static const struct of_device_id omap_timer_match[];
769
770/**
771 * omap_dm_timer_probe - probe function called for every registered device
772 * @pdev: pointer to current timer platform device
773 *
774 * Called by driver framework at the end of device registration for all
775 * timer devices.
776 */
777static int omap_dm_timer_probe(struct platform_device *pdev)
778{
779 unsigned long flags;
780 struct omap_dm_timer *timer;
781 struct device *dev = &pdev->dev;
782 const struct dmtimer_platform_data *pdata;
783 int ret;
784
785 pdata = of_device_get_match_data(dev);
786 if (!pdata)
787 pdata = dev_get_platdata(dev);
788 else
789 dev->platform_data = (void *)pdata;
790
791 if (!pdata) {
792 dev_err(dev, "%s: no platform data.\n", __func__);
793 return -ENODEV;
794 }
795
796 timer = devm_kzalloc(dev, sizeof(*timer), GFP_KERNEL);
797 if (!timer)
798 return -ENOMEM;
799
800 timer->irq = platform_get_irq(pdev, 0);
801 if (timer->irq < 0)
802 return timer->irq;
803
804 timer->fclk = ERR_PTR(-ENODEV);
805 timer->io_base = devm_platform_ioremap_resource(pdev, 0);
806 if (IS_ERR(timer->io_base))
807 return PTR_ERR(timer->io_base);
808
809 platform_set_drvdata(pdev, timer);
810
811 if (dev->of_node) {
812 if (of_find_property(dev->of_node, "ti,timer-alwon", NULL))
813 timer->capability |= OMAP_TIMER_ALWON;
814 if (of_find_property(dev->of_node, "ti,timer-dsp", NULL))
815 timer->capability |= OMAP_TIMER_HAS_DSP_IRQ;
816 if (of_find_property(dev->of_node, "ti,timer-pwm", NULL))
817 timer->capability |= OMAP_TIMER_HAS_PWM;
818 if (of_find_property(dev->of_node, "ti,timer-secure", NULL))
819 timer->capability |= OMAP_TIMER_SECURE;
820 } else {
821 timer->id = pdev->id;
822 timer->capability = pdata->timer_capability;
823 timer->reserved = omap_dm_timer_reserved_systimer(timer->id);
824 }
825
826 if (!(timer->capability & OMAP_TIMER_ALWON)) {
827 timer->nb.notifier_call = omap_timer_context_notifier;
828 cpu_pm_register_notifier(&timer->nb);
829 }
830
831 if (pdata)
832 timer->errata = pdata->timer_errata;
833
834 timer->pdev = pdev;
835
836 pm_runtime_enable(dev);
837
838 if (!timer->reserved) {
839 ret = pm_runtime_get_sync(dev);
840 if (ret < 0) {
841 dev_err(dev, "%s: pm_runtime_get_sync failed!\n",
842 __func__);
843 goto err_get_sync;
844 }
845 __omap_dm_timer_init_regs(timer);
846 pm_runtime_put(dev);
847 }
848
849 /* add the timer element to the list */
850 spin_lock_irqsave(&dm_timer_lock, flags);
851 list_add_tail(&timer->node, &omap_timer_list);
852 spin_unlock_irqrestore(&dm_timer_lock, flags);
853
854 dev_dbg(dev, "Device Probed.\n");
855
856 return 0;
857
858err_get_sync:
859 pm_runtime_put_noidle(dev);
860 pm_runtime_disable(dev);
861 return ret;
862}
863
864/**
865 * omap_dm_timer_remove - cleanup a registered timer device
866 * @pdev: pointer to current timer platform device
867 *
868 * Called by driver framework whenever a timer device is unregistered.
869 * In addition to freeing platform resources it also deletes the timer
870 * entry from the local list.
871 */
872static int omap_dm_timer_remove(struct platform_device *pdev)
873{
874 struct omap_dm_timer *timer;
875 unsigned long flags;
876 int ret = -EINVAL;
877
878 spin_lock_irqsave(&dm_timer_lock, flags);
879 list_for_each_entry(timer, &omap_timer_list, node)
880 if (!strcmp(dev_name(&timer->pdev->dev),
881 dev_name(&pdev->dev))) {
882 if (!(timer->capability & OMAP_TIMER_ALWON))
883 cpu_pm_unregister_notifier(&timer->nb);
884 list_del(&timer->node);
885 ret = 0;
886 break;
887 }
888 spin_unlock_irqrestore(&dm_timer_lock, flags);
889
890 pm_runtime_disable(&pdev->dev);
891
892 return ret;
893}
894
895static const struct omap_dm_timer_ops dmtimer_ops = {
896 .request_by_node = omap_dm_timer_request_by_node,
897 .request_specific = omap_dm_timer_request_specific,
898 .request = omap_dm_timer_request,
899 .set_source = omap_dm_timer_set_source,
900 .get_irq = omap_dm_timer_get_irq,
901 .set_int_enable = omap_dm_timer_set_int_enable,
902 .set_int_disable = omap_dm_timer_set_int_disable,
903 .free = omap_dm_timer_free,
904 .enable = omap_dm_timer_enable,
905 .disable = omap_dm_timer_disable,
906 .get_fclk = omap_dm_timer_get_fclk,
907 .start = omap_dm_timer_start,
908 .stop = omap_dm_timer_stop,
909 .set_load = omap_dm_timer_set_load,
910 .set_match = omap_dm_timer_set_match,
911 .set_pwm = omap_dm_timer_set_pwm,
912 .get_pwm_status = omap_dm_timer_get_pwm_status,
913 .set_prescaler = omap_dm_timer_set_prescaler,
914 .read_counter = omap_dm_timer_read_counter,
915 .write_counter = omap_dm_timer_write_counter,
916 .read_status = omap_dm_timer_read_status,
917 .write_status = omap_dm_timer_write_status,
918};
919
920static const struct dmtimer_platform_data omap3plus_pdata = {
921 .timer_errata = OMAP_TIMER_ERRATA_I103_I767,
922 .timer_ops = &dmtimer_ops,
923};
924
925static const struct of_device_id omap_timer_match[] = {
926 {
927 .compatible = "ti,omap2420-timer",
928 },
929 {
930 .compatible = "ti,omap3430-timer",
931 .data = &omap3plus_pdata,
932 },
933 {
934 .compatible = "ti,omap4430-timer",
935 .data = &omap3plus_pdata,
936 },
937 {
938 .compatible = "ti,omap5430-timer",
939 .data = &omap3plus_pdata,
940 },
941 {
942 .compatible = "ti,am335x-timer",
943 .data = &omap3plus_pdata,
944 },
945 {
946 .compatible = "ti,am335x-timer-1ms",
947 .data = &omap3plus_pdata,
948 },
949 {
950 .compatible = "ti,dm816-timer",
951 .data = &omap3plus_pdata,
952 },
953 {},
954};
955MODULE_DEVICE_TABLE(of, omap_timer_match);
956
957static struct platform_driver omap_dm_timer_driver = {
958 .probe = omap_dm_timer_probe,
959 .remove = omap_dm_timer_remove,
960 .driver = {
961 .name = "omap_timer",
962 .of_match_table = of_match_ptr(omap_timer_match),
963 .pm = &omap_dm_timer_pm_ops,
964 },
965};
966
967module_platform_driver(omap_dm_timer_driver);
968
969MODULE_DESCRIPTION("OMAP Dual-Mode Timer Driver");
970MODULE_LICENSE("GPL");
971MODULE_AUTHOR("Texas Instruments Inc");