Loading...
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * Broadcom Starfighter 2 DSA switch driver
4 *
5 * Copyright (C) 2014, Broadcom Corporation
6 */
7
8#include <linux/list.h>
9#include <linux/module.h>
10#include <linux/netdevice.h>
11#include <linux/interrupt.h>
12#include <linux/platform_device.h>
13#include <linux/phy.h>
14#include <linux/phy_fixed.h>
15#include <linux/phylink.h>
16#include <linux/mii.h>
17#include <linux/clk.h>
18#include <linux/of.h>
19#include <linux/of_irq.h>
20#include <linux/of_address.h>
21#include <linux/of_net.h>
22#include <linux/of_mdio.h>
23#include <net/dsa.h>
24#include <linux/ethtool.h>
25#include <linux/if_bridge.h>
26#include <linux/brcmphy.h>
27#include <linux/etherdevice.h>
28#include <linux/platform_data/b53.h>
29
30#include "bcm_sf2.h"
31#include "bcm_sf2_regs.h"
32#include "b53/b53_priv.h"
33#include "b53/b53_regs.h"
34
35static u16 bcm_sf2_reg_rgmii_cntrl(struct bcm_sf2_priv *priv, int port)
36{
37 switch (priv->type) {
38 case BCM4908_DEVICE_ID:
39 switch (port) {
40 case 7:
41 return REG_RGMII_11_CNTRL;
42 default:
43 break;
44 }
45 break;
46 default:
47 switch (port) {
48 case 0:
49 return REG_RGMII_0_CNTRL;
50 case 1:
51 return REG_RGMII_1_CNTRL;
52 case 2:
53 return REG_RGMII_2_CNTRL;
54 default:
55 break;
56 }
57 }
58
59 WARN_ONCE(1, "Unsupported port %d\n", port);
60
61 /* RO fallback reg */
62 return REG_SWITCH_STATUS;
63}
64
65static u16 bcm_sf2_reg_led_base(struct bcm_sf2_priv *priv, int port)
66{
67 switch (port) {
68 case 0:
69 return REG_LED_0_CNTRL;
70 case 1:
71 return REG_LED_1_CNTRL;
72 case 2:
73 return REG_LED_2_CNTRL;
74 }
75
76 switch (priv->type) {
77 case BCM4908_DEVICE_ID:
78 switch (port) {
79 case 3:
80 return REG_LED_3_CNTRL;
81 case 7:
82 return REG_LED_4_CNTRL;
83 default:
84 break;
85 }
86 break;
87 default:
88 break;
89 }
90
91 WARN_ONCE(1, "Unsupported port %d\n", port);
92
93 /* RO fallback reg */
94 return REG_SWITCH_STATUS;
95}
96
97static u32 bcm_sf2_port_override_offset(struct bcm_sf2_priv *priv, int port)
98{
99 switch (priv->type) {
100 case BCM4908_DEVICE_ID:
101 case BCM7445_DEVICE_ID:
102 return port == 8 ? CORE_STS_OVERRIDE_IMP :
103 CORE_STS_OVERRIDE_GMIIP_PORT(port);
104 case BCM7278_DEVICE_ID:
105 return port == 8 ? CORE_STS_OVERRIDE_IMP2 :
106 CORE_STS_OVERRIDE_GMIIP2_PORT(port);
107 default:
108 WARN_ONCE(1, "Unsupported device: %d\n", priv->type);
109 }
110
111 /* RO fallback register */
112 return REG_SWITCH_STATUS;
113}
114
115/* Return the number of active ports, not counting the IMP (CPU) port */
116static unsigned int bcm_sf2_num_active_ports(struct dsa_switch *ds)
117{
118 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
119 unsigned int port, count = 0;
120
121 for (port = 0; port < ds->num_ports; port++) {
122 if (dsa_is_cpu_port(ds, port))
123 continue;
124 if (priv->port_sts[port].enabled)
125 count++;
126 }
127
128 return count;
129}
130
131static void bcm_sf2_recalc_clock(struct dsa_switch *ds)
132{
133 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
134 unsigned long new_rate;
135 unsigned int ports_active;
136 /* Frequenty in Mhz */
137 static const unsigned long rate_table[] = {
138 59220000,
139 60820000,
140 62500000,
141 62500000,
142 };
143
144 ports_active = bcm_sf2_num_active_ports(ds);
145 if (ports_active == 0 || !priv->clk_mdiv)
146 return;
147
148 /* If we overflow our table, just use the recommended operational
149 * frequency
150 */
151 if (ports_active > ARRAY_SIZE(rate_table))
152 new_rate = 90000000;
153 else
154 new_rate = rate_table[ports_active - 1];
155 clk_set_rate(priv->clk_mdiv, new_rate);
156}
157
158static void bcm_sf2_imp_setup(struct dsa_switch *ds, int port)
159{
160 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
161 unsigned int i;
162 u32 reg;
163
164 /* Enable the port memories */
165 reg = core_readl(priv, CORE_MEM_PSM_VDD_CTRL);
166 reg &= ~P_TXQ_PSM_VDD(port);
167 core_writel(priv, reg, CORE_MEM_PSM_VDD_CTRL);
168
169 /* Enable forwarding */
170 core_writel(priv, SW_FWDG_EN, CORE_SWMODE);
171
172 /* Enable IMP port in dumb mode */
173 reg = core_readl(priv, CORE_SWITCH_CTRL);
174 reg |= MII_DUMB_FWDG_EN;
175 core_writel(priv, reg, CORE_SWITCH_CTRL);
176
177 /* Configure Traffic Class to QoS mapping, allow each priority to map
178 * to a different queue number
179 */
180 reg = core_readl(priv, CORE_PORT_TC2_QOS_MAP_PORT(port));
181 for (i = 0; i < SF2_NUM_EGRESS_QUEUES; i++)
182 reg |= i << (PRT_TO_QID_SHIFT * i);
183 core_writel(priv, reg, CORE_PORT_TC2_QOS_MAP_PORT(port));
184
185 b53_brcm_hdr_setup(ds, port);
186
187 if (port == 8) {
188 /* Enable Broadcast, Multicast, Unicast forwarding to IMP port */
189 reg = core_readl(priv, CORE_IMP_CTL);
190 reg |= (RX_BCST_EN | RX_MCST_EN | RX_UCST_EN);
191 reg &= ~(RX_DIS | TX_DIS);
192 core_writel(priv, reg, CORE_IMP_CTL);
193 } else {
194 reg = core_readl(priv, CORE_G_PCTL_PORT(port));
195 reg &= ~(RX_DIS | TX_DIS);
196 core_writel(priv, reg, CORE_G_PCTL_PORT(port));
197 }
198
199 priv->port_sts[port].enabled = true;
200}
201
202static void bcm_sf2_gphy_enable_set(struct dsa_switch *ds, bool enable)
203{
204 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
205 u32 reg;
206
207 reg = reg_readl(priv, REG_SPHY_CNTRL);
208 if (enable) {
209 reg |= PHY_RESET;
210 reg &= ~(EXT_PWR_DOWN | IDDQ_BIAS | IDDQ_GLOBAL_PWR | CK25_DIS);
211 reg_writel(priv, reg, REG_SPHY_CNTRL);
212 udelay(21);
213 reg = reg_readl(priv, REG_SPHY_CNTRL);
214 reg &= ~PHY_RESET;
215 } else {
216 reg |= EXT_PWR_DOWN | IDDQ_BIAS | PHY_RESET;
217 reg_writel(priv, reg, REG_SPHY_CNTRL);
218 mdelay(1);
219 reg |= CK25_DIS;
220 }
221 reg_writel(priv, reg, REG_SPHY_CNTRL);
222
223 /* Use PHY-driven LED signaling */
224 if (!enable) {
225 u16 led_ctrl = bcm_sf2_reg_led_base(priv, 0);
226
227 if (priv->type == BCM7278_DEVICE_ID ||
228 priv->type == BCM7445_DEVICE_ID) {
229 reg = reg_led_readl(priv, led_ctrl, 0);
230 reg |= LED_CNTRL_SPDLNK_SRC_SEL;
231 reg_led_writel(priv, reg, led_ctrl, 0);
232 }
233 }
234}
235
236static inline void bcm_sf2_port_intr_enable(struct bcm_sf2_priv *priv,
237 int port)
238{
239 unsigned int off;
240
241 switch (port) {
242 case 7:
243 off = P7_IRQ_OFF;
244 break;
245 case 0:
246 /* Port 0 interrupts are located on the first bank */
247 intrl2_0_mask_clear(priv, P_IRQ_MASK(P0_IRQ_OFF));
248 return;
249 default:
250 off = P_IRQ_OFF(port);
251 break;
252 }
253
254 intrl2_1_mask_clear(priv, P_IRQ_MASK(off));
255}
256
257static inline void bcm_sf2_port_intr_disable(struct bcm_sf2_priv *priv,
258 int port)
259{
260 unsigned int off;
261
262 switch (port) {
263 case 7:
264 off = P7_IRQ_OFF;
265 break;
266 case 0:
267 /* Port 0 interrupts are located on the first bank */
268 intrl2_0_mask_set(priv, P_IRQ_MASK(P0_IRQ_OFF));
269 intrl2_0_writel(priv, P_IRQ_MASK(P0_IRQ_OFF), INTRL2_CPU_CLEAR);
270 return;
271 default:
272 off = P_IRQ_OFF(port);
273 break;
274 }
275
276 intrl2_1_mask_set(priv, P_IRQ_MASK(off));
277 intrl2_1_writel(priv, P_IRQ_MASK(off), INTRL2_CPU_CLEAR);
278}
279
280static int bcm_sf2_port_setup(struct dsa_switch *ds, int port,
281 struct phy_device *phy)
282{
283 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
284 unsigned int i;
285 u32 reg;
286
287 if (!dsa_is_user_port(ds, port))
288 return 0;
289
290 priv->port_sts[port].enabled = true;
291
292 bcm_sf2_recalc_clock(ds);
293
294 /* Clear the memory power down */
295 reg = core_readl(priv, CORE_MEM_PSM_VDD_CTRL);
296 reg &= ~P_TXQ_PSM_VDD(port);
297 core_writel(priv, reg, CORE_MEM_PSM_VDD_CTRL);
298
299 /* Enable Broadcom tags for that port if requested */
300 if (priv->brcm_tag_mask & BIT(port))
301 b53_brcm_hdr_setup(ds, port);
302
303 /* Configure Traffic Class to QoS mapping, allow each priority to map
304 * to a different queue number
305 */
306 reg = core_readl(priv, CORE_PORT_TC2_QOS_MAP_PORT(port));
307 for (i = 0; i < SF2_NUM_EGRESS_QUEUES; i++)
308 reg |= i << (PRT_TO_QID_SHIFT * i);
309 core_writel(priv, reg, CORE_PORT_TC2_QOS_MAP_PORT(port));
310
311 /* Re-enable the GPHY and re-apply workarounds */
312 if (priv->int_phy_mask & 1 << port && priv->hw_params.num_gphy == 1) {
313 bcm_sf2_gphy_enable_set(ds, true);
314 if (phy) {
315 /* if phy_stop() has been called before, phy
316 * will be in halted state, and phy_start()
317 * will call resume.
318 *
319 * the resume path does not configure back
320 * autoneg settings, and since we hard reset
321 * the phy manually here, we need to reset the
322 * state machine also.
323 */
324 phy->state = PHY_READY;
325 phy_init_hw(phy);
326 }
327 }
328
329 /* Enable MoCA port interrupts to get notified */
330 if (port == priv->moca_port)
331 bcm_sf2_port_intr_enable(priv, port);
332
333 /* Set per-queue pause threshold to 32 */
334 core_writel(priv, 32, CORE_TXQ_THD_PAUSE_QN_PORT(port));
335
336 /* Set ACB threshold to 24 */
337 for (i = 0; i < SF2_NUM_EGRESS_QUEUES; i++) {
338 reg = acb_readl(priv, ACB_QUEUE_CFG(port *
339 SF2_NUM_EGRESS_QUEUES + i));
340 reg &= ~XOFF_THRESHOLD_MASK;
341 reg |= 24;
342 acb_writel(priv, reg, ACB_QUEUE_CFG(port *
343 SF2_NUM_EGRESS_QUEUES + i));
344 }
345
346 return b53_enable_port(ds, port, phy);
347}
348
349static void bcm_sf2_port_disable(struct dsa_switch *ds, int port)
350{
351 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
352 u32 reg;
353
354 /* Disable learning while in WoL mode */
355 if (priv->wol_ports_mask & (1 << port)) {
356 reg = core_readl(priv, CORE_DIS_LEARN);
357 reg |= BIT(port);
358 core_writel(priv, reg, CORE_DIS_LEARN);
359 return;
360 }
361
362 if (port == priv->moca_port)
363 bcm_sf2_port_intr_disable(priv, port);
364
365 if (priv->int_phy_mask & 1 << port && priv->hw_params.num_gphy == 1)
366 bcm_sf2_gphy_enable_set(ds, false);
367
368 b53_disable_port(ds, port);
369
370 /* Power down the port memory */
371 reg = core_readl(priv, CORE_MEM_PSM_VDD_CTRL);
372 reg |= P_TXQ_PSM_VDD(port);
373 core_writel(priv, reg, CORE_MEM_PSM_VDD_CTRL);
374
375 priv->port_sts[port].enabled = false;
376
377 bcm_sf2_recalc_clock(ds);
378}
379
380
381static int bcm_sf2_sw_indir_rw(struct bcm_sf2_priv *priv, int op, int addr,
382 int regnum, u16 val)
383{
384 int ret = 0;
385 u32 reg;
386
387 reg = reg_readl(priv, REG_SWITCH_CNTRL);
388 reg |= MDIO_MASTER_SEL;
389 reg_writel(priv, reg, REG_SWITCH_CNTRL);
390
391 /* Page << 8 | offset */
392 reg = 0x70;
393 reg <<= 2;
394 core_writel(priv, addr, reg);
395
396 /* Page << 8 | offset */
397 reg = 0x80 << 8 | regnum << 1;
398 reg <<= 2;
399
400 if (op)
401 ret = core_readl(priv, reg);
402 else
403 core_writel(priv, val, reg);
404
405 reg = reg_readl(priv, REG_SWITCH_CNTRL);
406 reg &= ~MDIO_MASTER_SEL;
407 reg_writel(priv, reg, REG_SWITCH_CNTRL);
408
409 return ret & 0xffff;
410}
411
412static int bcm_sf2_sw_mdio_read(struct mii_bus *bus, int addr, int regnum)
413{
414 struct bcm_sf2_priv *priv = bus->priv;
415
416 /* Intercept reads from Broadcom pseudo-PHY address, else, send
417 * them to our master MDIO bus controller
418 */
419 if (addr == BRCM_PSEUDO_PHY_ADDR && priv->indir_phy_mask & BIT(addr))
420 return bcm_sf2_sw_indir_rw(priv, 1, addr, regnum, 0);
421 else
422 return mdiobus_read_nested(priv->master_mii_bus, addr, regnum);
423}
424
425static int bcm_sf2_sw_mdio_write(struct mii_bus *bus, int addr, int regnum,
426 u16 val)
427{
428 struct bcm_sf2_priv *priv = bus->priv;
429
430 /* Intercept writes to the Broadcom pseudo-PHY address, else,
431 * send them to our master MDIO bus controller
432 */
433 if (addr == BRCM_PSEUDO_PHY_ADDR && priv->indir_phy_mask & BIT(addr))
434 return bcm_sf2_sw_indir_rw(priv, 0, addr, regnum, val);
435 else
436 return mdiobus_write_nested(priv->master_mii_bus, addr,
437 regnum, val);
438}
439
440static irqreturn_t bcm_sf2_switch_0_isr(int irq, void *dev_id)
441{
442 struct dsa_switch *ds = dev_id;
443 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
444
445 priv->irq0_stat = intrl2_0_readl(priv, INTRL2_CPU_STATUS) &
446 ~priv->irq0_mask;
447 intrl2_0_writel(priv, priv->irq0_stat, INTRL2_CPU_CLEAR);
448
449 return IRQ_HANDLED;
450}
451
452static irqreturn_t bcm_sf2_switch_1_isr(int irq, void *dev_id)
453{
454 struct dsa_switch *ds = dev_id;
455 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
456
457 priv->irq1_stat = intrl2_1_readl(priv, INTRL2_CPU_STATUS) &
458 ~priv->irq1_mask;
459 intrl2_1_writel(priv, priv->irq1_stat, INTRL2_CPU_CLEAR);
460
461 if (priv->irq1_stat & P_LINK_UP_IRQ(P7_IRQ_OFF)) {
462 priv->port_sts[7].link = true;
463 dsa_port_phylink_mac_change(ds, 7, true);
464 }
465 if (priv->irq1_stat & P_LINK_DOWN_IRQ(P7_IRQ_OFF)) {
466 priv->port_sts[7].link = false;
467 dsa_port_phylink_mac_change(ds, 7, false);
468 }
469
470 return IRQ_HANDLED;
471}
472
473static int bcm_sf2_sw_rst(struct bcm_sf2_priv *priv)
474{
475 unsigned int timeout = 1000;
476 u32 reg;
477 int ret;
478
479 /* The watchdog reset does not work on 7278, we need to hit the
480 * "external" reset line through the reset controller.
481 */
482 if (priv->type == BCM7278_DEVICE_ID) {
483 ret = reset_control_assert(priv->rcdev);
484 if (ret)
485 return ret;
486
487 return reset_control_deassert(priv->rcdev);
488 }
489
490 reg = core_readl(priv, CORE_WATCHDOG_CTRL);
491 reg |= SOFTWARE_RESET | EN_CHIP_RST | EN_SW_RESET;
492 core_writel(priv, reg, CORE_WATCHDOG_CTRL);
493
494 do {
495 reg = core_readl(priv, CORE_WATCHDOG_CTRL);
496 if (!(reg & SOFTWARE_RESET))
497 break;
498
499 usleep_range(1000, 2000);
500 } while (timeout-- > 0);
501
502 if (timeout == 0)
503 return -ETIMEDOUT;
504
505 return 0;
506}
507
508static void bcm_sf2_crossbar_setup(struct bcm_sf2_priv *priv)
509{
510 struct device *dev = priv->dev->ds->dev;
511 int shift;
512 u32 mask;
513 u32 reg;
514 int i;
515
516 mask = BIT(priv->num_crossbar_int_ports) - 1;
517
518 reg = reg_readl(priv, REG_CROSSBAR);
519 switch (priv->type) {
520 case BCM4908_DEVICE_ID:
521 shift = CROSSBAR_BCM4908_INT_P7 * priv->num_crossbar_int_ports;
522 reg &= ~(mask << shift);
523 if (0) /* FIXME */
524 reg |= CROSSBAR_BCM4908_EXT_SERDES << shift;
525 else if (priv->int_phy_mask & BIT(7))
526 reg |= CROSSBAR_BCM4908_EXT_GPHY4 << shift;
527 else if (phy_interface_mode_is_rgmii(priv->port_sts[7].mode))
528 reg |= CROSSBAR_BCM4908_EXT_RGMII << shift;
529 else if (WARN(1, "Invalid port mode\n"))
530 return;
531 break;
532 default:
533 return;
534 }
535 reg_writel(priv, reg, REG_CROSSBAR);
536
537 reg = reg_readl(priv, REG_CROSSBAR);
538 for (i = 0; i < priv->num_crossbar_int_ports; i++) {
539 shift = i * priv->num_crossbar_int_ports;
540
541 dev_dbg(dev, "crossbar int port #%d - ext port #%d\n", i,
542 (reg >> shift) & mask);
543 }
544}
545
546static void bcm_sf2_intr_disable(struct bcm_sf2_priv *priv)
547{
548 intrl2_0_mask_set(priv, 0xffffffff);
549 intrl2_0_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR);
550 intrl2_1_mask_set(priv, 0xffffffff);
551 intrl2_1_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR);
552}
553
554static void bcm_sf2_identify_ports(struct bcm_sf2_priv *priv,
555 struct device_node *dn)
556{
557 struct device *dev = priv->dev->ds->dev;
558 struct bcm_sf2_port_status *port_st;
559 struct device_node *port;
560 unsigned int port_num;
561 struct property *prop;
562 int err;
563
564 priv->moca_port = -1;
565
566 for_each_available_child_of_node(dn, port) {
567 if (of_property_read_u32(port, "reg", &port_num))
568 continue;
569
570 if (port_num >= DSA_MAX_PORTS) {
571 dev_err(dev, "Invalid port number %d\n", port_num);
572 continue;
573 }
574
575 port_st = &priv->port_sts[port_num];
576
577 /* Internal PHYs get assigned a specific 'phy-mode' property
578 * value: "internal" to help flag them before MDIO probing
579 * has completed, since they might be turned off at that
580 * time
581 */
582 err = of_get_phy_mode(port, &port_st->mode);
583 if (err)
584 continue;
585
586 if (port_st->mode == PHY_INTERFACE_MODE_INTERNAL)
587 priv->int_phy_mask |= 1 << port_num;
588
589 if (port_st->mode == PHY_INTERFACE_MODE_MOCA)
590 priv->moca_port = port_num;
591
592 if (of_property_read_bool(port, "brcm,use-bcm-hdr"))
593 priv->brcm_tag_mask |= 1 << port_num;
594
595 /* Ensure that port 5 is not picked up as a DSA CPU port
596 * flavour but a regular port instead. We should be using
597 * devlink to be able to set the port flavour.
598 */
599 if (port_num == 5 && priv->type == BCM7278_DEVICE_ID) {
600 prop = of_find_property(port, "ethernet", NULL);
601 if (prop)
602 of_remove_property(port, prop);
603 }
604 }
605}
606
607static int bcm_sf2_mdio_register(struct dsa_switch *ds)
608{
609 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
610 struct device_node *dn, *child;
611 struct phy_device *phydev;
612 struct property *prop;
613 static int index;
614 int err, reg;
615
616 /* Find our integrated MDIO bus node */
617 dn = of_find_compatible_node(NULL, NULL, "brcm,unimac-mdio");
618 priv->master_mii_bus = of_mdio_find_bus(dn);
619 if (!priv->master_mii_bus) {
620 of_node_put(dn);
621 return -EPROBE_DEFER;
622 }
623
624 get_device(&priv->master_mii_bus->dev);
625 priv->master_mii_dn = dn;
626
627 priv->slave_mii_bus = mdiobus_alloc();
628 if (!priv->slave_mii_bus) {
629 of_node_put(dn);
630 return -ENOMEM;
631 }
632
633 priv->slave_mii_bus->priv = priv;
634 priv->slave_mii_bus->name = "sf2 slave mii";
635 priv->slave_mii_bus->read = bcm_sf2_sw_mdio_read;
636 priv->slave_mii_bus->write = bcm_sf2_sw_mdio_write;
637 snprintf(priv->slave_mii_bus->id, MII_BUS_ID_SIZE, "sf2-%d",
638 index++);
639 priv->slave_mii_bus->dev.of_node = dn;
640
641 /* Include the pseudo-PHY address to divert reads towards our
642 * workaround. This is only required for 7445D0, since 7445E0
643 * disconnects the internal switch pseudo-PHY such that we can use the
644 * regular SWITCH_MDIO master controller instead.
645 *
646 * Here we flag the pseudo PHY as needing special treatment and would
647 * otherwise make all other PHY read/writes go to the master MDIO bus
648 * controller that comes with this switch backed by the "mdio-unimac"
649 * driver.
650 */
651 if (of_machine_is_compatible("brcm,bcm7445d0"))
652 priv->indir_phy_mask |= (1 << BRCM_PSEUDO_PHY_ADDR) | (1 << 0);
653 else
654 priv->indir_phy_mask = 0;
655
656 ds->phys_mii_mask = priv->indir_phy_mask;
657 ds->slave_mii_bus = priv->slave_mii_bus;
658 priv->slave_mii_bus->parent = ds->dev->parent;
659 priv->slave_mii_bus->phy_mask = ~priv->indir_phy_mask;
660
661 /* We need to make sure that of_phy_connect() will not work by
662 * removing the 'phandle' and 'linux,phandle' properties and
663 * unregister the existing PHY device that was already registered.
664 */
665 for_each_available_child_of_node(dn, child) {
666 if (of_property_read_u32(child, "reg", ®) ||
667 reg >= PHY_MAX_ADDR)
668 continue;
669
670 if (!(priv->indir_phy_mask & BIT(reg)))
671 continue;
672
673 prop = of_find_property(child, "phandle", NULL);
674 if (prop)
675 of_remove_property(child, prop);
676
677 prop = of_find_property(child, "linux,phandle", NULL);
678 if (prop)
679 of_remove_property(child, prop);
680
681 phydev = of_phy_find_device(child);
682 if (phydev)
683 phy_device_remove(phydev);
684 }
685
686 err = mdiobus_register(priv->slave_mii_bus);
687 if (err && dn) {
688 mdiobus_free(priv->slave_mii_bus);
689 of_node_put(dn);
690 }
691
692 return err;
693}
694
695static void bcm_sf2_mdio_unregister(struct bcm_sf2_priv *priv)
696{
697 mdiobus_unregister(priv->slave_mii_bus);
698 mdiobus_free(priv->slave_mii_bus);
699 of_node_put(priv->master_mii_dn);
700}
701
702static u32 bcm_sf2_sw_get_phy_flags(struct dsa_switch *ds, int port)
703{
704 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
705
706 /* The BCM7xxx PHY driver expects to find the integrated PHY revision
707 * in bits 15:8 and the patch level in bits 7:0 which is exactly what
708 * the REG_PHY_REVISION register layout is.
709 */
710 if (priv->int_phy_mask & BIT(port))
711 return priv->hw_params.gphy_rev;
712 else
713 return PHY_BRCM_AUTO_PWRDWN_ENABLE |
714 PHY_BRCM_DIS_TXCRXC_NOENRGY |
715 PHY_BRCM_IDDQ_SUSPEND;
716}
717
718static void bcm_sf2_sw_get_caps(struct dsa_switch *ds, int port,
719 struct phylink_config *config)
720{
721 unsigned long *interfaces = config->supported_interfaces;
722 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
723
724 if (priv->int_phy_mask & BIT(port)) {
725 __set_bit(PHY_INTERFACE_MODE_INTERNAL, interfaces);
726 } else if (priv->moca_port == port) {
727 __set_bit(PHY_INTERFACE_MODE_MOCA, interfaces);
728 } else {
729 __set_bit(PHY_INTERFACE_MODE_MII, interfaces);
730 __set_bit(PHY_INTERFACE_MODE_REVMII, interfaces);
731 __set_bit(PHY_INTERFACE_MODE_GMII, interfaces);
732 phy_interface_set_rgmii(interfaces);
733 }
734
735 config->mac_capabilities = MAC_ASYM_PAUSE | MAC_SYM_PAUSE |
736 MAC_10 | MAC_100 | MAC_1000;
737}
738
739static void bcm_sf2_sw_mac_config(struct dsa_switch *ds, int port,
740 unsigned int mode,
741 const struct phylink_link_state *state)
742{
743 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
744 u32 id_mode_dis = 0, port_mode;
745 u32 reg_rgmii_ctrl;
746 u32 reg;
747
748 if (port == core_readl(priv, CORE_IMP0_PRT_ID))
749 return;
750
751 switch (state->interface) {
752 case PHY_INTERFACE_MODE_RGMII:
753 id_mode_dis = 1;
754 fallthrough;
755 case PHY_INTERFACE_MODE_RGMII_TXID:
756 port_mode = EXT_GPHY;
757 break;
758 case PHY_INTERFACE_MODE_MII:
759 port_mode = EXT_EPHY;
760 break;
761 case PHY_INTERFACE_MODE_REVMII:
762 port_mode = EXT_REVMII;
763 break;
764 default:
765 /* Nothing required for all other PHYs: internal and MoCA */
766 return;
767 }
768
769 reg_rgmii_ctrl = bcm_sf2_reg_rgmii_cntrl(priv, port);
770
771 /* Clear id_mode_dis bit, and the existing port mode, let
772 * RGMII_MODE_EN bet set by mac_link_{up,down}
773 */
774 reg = reg_readl(priv, reg_rgmii_ctrl);
775 reg &= ~ID_MODE_DIS;
776 reg &= ~(PORT_MODE_MASK << PORT_MODE_SHIFT);
777
778 reg |= port_mode;
779 if (id_mode_dis)
780 reg |= ID_MODE_DIS;
781
782 reg_writel(priv, reg, reg_rgmii_ctrl);
783}
784
785static void bcm_sf2_sw_mac_link_set(struct dsa_switch *ds, int port,
786 phy_interface_t interface, bool link)
787{
788 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
789 u32 reg_rgmii_ctrl;
790 u32 reg;
791
792 if (!phy_interface_mode_is_rgmii(interface) &&
793 interface != PHY_INTERFACE_MODE_MII &&
794 interface != PHY_INTERFACE_MODE_REVMII)
795 return;
796
797 reg_rgmii_ctrl = bcm_sf2_reg_rgmii_cntrl(priv, port);
798
799 /* If the link is down, just disable the interface to conserve power */
800 reg = reg_readl(priv, reg_rgmii_ctrl);
801 if (link)
802 reg |= RGMII_MODE_EN;
803 else
804 reg &= ~RGMII_MODE_EN;
805 reg_writel(priv, reg, reg_rgmii_ctrl);
806}
807
808static void bcm_sf2_sw_mac_link_down(struct dsa_switch *ds, int port,
809 unsigned int mode,
810 phy_interface_t interface)
811{
812 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
813 u32 reg, offset;
814
815 if (priv->wol_ports_mask & BIT(port))
816 return;
817
818 offset = bcm_sf2_port_override_offset(priv, port);
819 reg = core_readl(priv, offset);
820 reg &= ~LINK_STS;
821 core_writel(priv, reg, offset);
822
823 bcm_sf2_sw_mac_link_set(ds, port, interface, false);
824}
825
826static void bcm_sf2_sw_mac_link_up(struct dsa_switch *ds, int port,
827 unsigned int mode,
828 phy_interface_t interface,
829 struct phy_device *phydev,
830 int speed, int duplex,
831 bool tx_pause, bool rx_pause)
832{
833 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
834 struct ethtool_eee *p = &priv->dev->ports[port].eee;
835 u32 reg_rgmii_ctrl = 0;
836 u32 reg, offset;
837
838 bcm_sf2_sw_mac_link_set(ds, port, interface, true);
839
840 offset = bcm_sf2_port_override_offset(priv, port);
841
842 if (phy_interface_mode_is_rgmii(interface) ||
843 interface == PHY_INTERFACE_MODE_MII ||
844 interface == PHY_INTERFACE_MODE_REVMII) {
845 reg_rgmii_ctrl = bcm_sf2_reg_rgmii_cntrl(priv, port);
846 reg = reg_readl(priv, reg_rgmii_ctrl);
847 reg &= ~(RX_PAUSE_EN | TX_PAUSE_EN);
848
849 if (tx_pause)
850 reg |= TX_PAUSE_EN;
851 if (rx_pause)
852 reg |= RX_PAUSE_EN;
853
854 reg_writel(priv, reg, reg_rgmii_ctrl);
855 }
856
857 reg = LINK_STS;
858 if (port == 8) {
859 if (priv->type == BCM4908_DEVICE_ID)
860 reg |= GMII_SPEED_UP_2G;
861 reg |= MII_SW_OR;
862 } else {
863 reg |= SW_OVERRIDE;
864 }
865
866 switch (speed) {
867 case SPEED_1000:
868 reg |= SPDSTS_1000 << SPEED_SHIFT;
869 break;
870 case SPEED_100:
871 reg |= SPDSTS_100 << SPEED_SHIFT;
872 break;
873 }
874
875 if (duplex == DUPLEX_FULL)
876 reg |= DUPLX_MODE;
877
878 if (tx_pause)
879 reg |= TXFLOW_CNTL;
880 if (rx_pause)
881 reg |= RXFLOW_CNTL;
882
883 core_writel(priv, reg, offset);
884
885 if (mode == MLO_AN_PHY && phydev)
886 p->eee_enabled = b53_eee_init(ds, port, phydev);
887}
888
889static void bcm_sf2_sw_fixed_state(struct dsa_switch *ds, int port,
890 struct phylink_link_state *status)
891{
892 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
893
894 status->link = false;
895
896 /* MoCA port is special as we do not get link status from CORE_LNKSTS,
897 * which means that we need to force the link at the port override
898 * level to get the data to flow. We do use what the interrupt handler
899 * did determine before.
900 *
901 * For the other ports, we just force the link status, since this is
902 * a fixed PHY device.
903 */
904 if (port == priv->moca_port) {
905 status->link = priv->port_sts[port].link;
906 /* For MoCA interfaces, also force a link down notification
907 * since some version of the user-space daemon (mocad) use
908 * cmd->autoneg to force the link, which messes up the PHY
909 * state machine and make it go in PHY_FORCING state instead.
910 */
911 if (!status->link)
912 netif_carrier_off(dsa_to_port(ds, port)->slave);
913 status->duplex = DUPLEX_FULL;
914 } else {
915 status->link = true;
916 }
917}
918
919static void bcm_sf2_enable_acb(struct dsa_switch *ds)
920{
921 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
922 u32 reg;
923
924 /* Enable ACB globally */
925 reg = acb_readl(priv, ACB_CONTROL);
926 reg |= (ACB_FLUSH_MASK << ACB_FLUSH_SHIFT);
927 acb_writel(priv, reg, ACB_CONTROL);
928 reg &= ~(ACB_FLUSH_MASK << ACB_FLUSH_SHIFT);
929 reg |= ACB_EN | ACB_ALGORITHM;
930 acb_writel(priv, reg, ACB_CONTROL);
931}
932
933static int bcm_sf2_sw_suspend(struct dsa_switch *ds)
934{
935 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
936 unsigned int port;
937
938 bcm_sf2_intr_disable(priv);
939
940 /* Disable all ports physically present including the IMP
941 * port, the other ones have already been disabled during
942 * bcm_sf2_sw_setup
943 */
944 for (port = 0; port < ds->num_ports; port++) {
945 if (dsa_is_user_port(ds, port) || dsa_is_cpu_port(ds, port))
946 bcm_sf2_port_disable(ds, port);
947 }
948
949 if (!priv->wol_ports_mask)
950 clk_disable_unprepare(priv->clk);
951
952 return 0;
953}
954
955static int bcm_sf2_sw_resume(struct dsa_switch *ds)
956{
957 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
958 int ret;
959
960 if (!priv->wol_ports_mask)
961 clk_prepare_enable(priv->clk);
962
963 ret = bcm_sf2_sw_rst(priv);
964 if (ret) {
965 pr_err("%s: failed to software reset switch\n", __func__);
966 return ret;
967 }
968
969 bcm_sf2_crossbar_setup(priv);
970
971 ret = bcm_sf2_cfp_resume(ds);
972 if (ret)
973 return ret;
974
975 if (priv->hw_params.num_gphy == 1)
976 bcm_sf2_gphy_enable_set(ds, true);
977
978 ds->ops->setup(ds);
979
980 return 0;
981}
982
983static void bcm_sf2_sw_get_wol(struct dsa_switch *ds, int port,
984 struct ethtool_wolinfo *wol)
985{
986 struct net_device *p = dsa_port_to_master(dsa_to_port(ds, port));
987 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
988 struct ethtool_wolinfo pwol = { };
989
990 /* Get the parent device WoL settings */
991 if (p->ethtool_ops->get_wol)
992 p->ethtool_ops->get_wol(p, &pwol);
993
994 /* Advertise the parent device supported settings */
995 wol->supported = pwol.supported;
996 memset(&wol->sopass, 0, sizeof(wol->sopass));
997
998 if (pwol.wolopts & WAKE_MAGICSECURE)
999 memcpy(&wol->sopass, pwol.sopass, sizeof(wol->sopass));
1000
1001 if (priv->wol_ports_mask & (1 << port))
1002 wol->wolopts = pwol.wolopts;
1003 else
1004 wol->wolopts = 0;
1005}
1006
1007static int bcm_sf2_sw_set_wol(struct dsa_switch *ds, int port,
1008 struct ethtool_wolinfo *wol)
1009{
1010 struct net_device *p = dsa_port_to_master(dsa_to_port(ds, port));
1011 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
1012 s8 cpu_port = dsa_to_port(ds, port)->cpu_dp->index;
1013 struct ethtool_wolinfo pwol = { };
1014
1015 if (p->ethtool_ops->get_wol)
1016 p->ethtool_ops->get_wol(p, &pwol);
1017 if (wol->wolopts & ~pwol.supported)
1018 return -EINVAL;
1019
1020 if (wol->wolopts)
1021 priv->wol_ports_mask |= (1 << port);
1022 else
1023 priv->wol_ports_mask &= ~(1 << port);
1024
1025 /* If we have at least one port enabled, make sure the CPU port
1026 * is also enabled. If the CPU port is the last one enabled, we disable
1027 * it since this configuration does not make sense.
1028 */
1029 if (priv->wol_ports_mask && priv->wol_ports_mask != (1 << cpu_port))
1030 priv->wol_ports_mask |= (1 << cpu_port);
1031 else
1032 priv->wol_ports_mask &= ~(1 << cpu_port);
1033
1034 return p->ethtool_ops->set_wol(p, wol);
1035}
1036
1037static int bcm_sf2_sw_setup(struct dsa_switch *ds)
1038{
1039 struct bcm_sf2_priv *priv = bcm_sf2_to_priv(ds);
1040 unsigned int port;
1041
1042 /* Enable all valid ports and disable those unused */
1043 for (port = 0; port < priv->hw_params.num_ports; port++) {
1044 /* IMP port receives special treatment */
1045 if (dsa_is_user_port(ds, port))
1046 bcm_sf2_port_setup(ds, port, NULL);
1047 else if (dsa_is_cpu_port(ds, port))
1048 bcm_sf2_imp_setup(ds, port);
1049 else
1050 bcm_sf2_port_disable(ds, port);
1051 }
1052
1053 b53_configure_vlan(ds);
1054 bcm_sf2_enable_acb(ds);
1055
1056 return b53_setup_devlink_resources(ds);
1057}
1058
1059static void bcm_sf2_sw_teardown(struct dsa_switch *ds)
1060{
1061 dsa_devlink_resources_unregister(ds);
1062}
1063
1064/* The SWITCH_CORE register space is managed by b53 but operates on a page +
1065 * register basis so we need to translate that into an address that the
1066 * bus-glue understands.
1067 */
1068#define SF2_PAGE_REG_MKADDR(page, reg) ((page) << 10 | (reg) << 2)
1069
1070static int bcm_sf2_core_read8(struct b53_device *dev, u8 page, u8 reg,
1071 u8 *val)
1072{
1073 struct bcm_sf2_priv *priv = dev->priv;
1074
1075 *val = core_readl(priv, SF2_PAGE_REG_MKADDR(page, reg));
1076
1077 return 0;
1078}
1079
1080static int bcm_sf2_core_read16(struct b53_device *dev, u8 page, u8 reg,
1081 u16 *val)
1082{
1083 struct bcm_sf2_priv *priv = dev->priv;
1084
1085 *val = core_readl(priv, SF2_PAGE_REG_MKADDR(page, reg));
1086
1087 return 0;
1088}
1089
1090static int bcm_sf2_core_read32(struct b53_device *dev, u8 page, u8 reg,
1091 u32 *val)
1092{
1093 struct bcm_sf2_priv *priv = dev->priv;
1094
1095 *val = core_readl(priv, SF2_PAGE_REG_MKADDR(page, reg));
1096
1097 return 0;
1098}
1099
1100static int bcm_sf2_core_read64(struct b53_device *dev, u8 page, u8 reg,
1101 u64 *val)
1102{
1103 struct bcm_sf2_priv *priv = dev->priv;
1104
1105 *val = core_readq(priv, SF2_PAGE_REG_MKADDR(page, reg));
1106
1107 return 0;
1108}
1109
1110static int bcm_sf2_core_write8(struct b53_device *dev, u8 page, u8 reg,
1111 u8 value)
1112{
1113 struct bcm_sf2_priv *priv = dev->priv;
1114
1115 core_writel(priv, value, SF2_PAGE_REG_MKADDR(page, reg));
1116
1117 return 0;
1118}
1119
1120static int bcm_sf2_core_write16(struct b53_device *dev, u8 page, u8 reg,
1121 u16 value)
1122{
1123 struct bcm_sf2_priv *priv = dev->priv;
1124
1125 core_writel(priv, value, SF2_PAGE_REG_MKADDR(page, reg));
1126
1127 return 0;
1128}
1129
1130static int bcm_sf2_core_write32(struct b53_device *dev, u8 page, u8 reg,
1131 u32 value)
1132{
1133 struct bcm_sf2_priv *priv = dev->priv;
1134
1135 core_writel(priv, value, SF2_PAGE_REG_MKADDR(page, reg));
1136
1137 return 0;
1138}
1139
1140static int bcm_sf2_core_write64(struct b53_device *dev, u8 page, u8 reg,
1141 u64 value)
1142{
1143 struct bcm_sf2_priv *priv = dev->priv;
1144
1145 core_writeq(priv, value, SF2_PAGE_REG_MKADDR(page, reg));
1146
1147 return 0;
1148}
1149
1150static const struct b53_io_ops bcm_sf2_io_ops = {
1151 .read8 = bcm_sf2_core_read8,
1152 .read16 = bcm_sf2_core_read16,
1153 .read32 = bcm_sf2_core_read32,
1154 .read48 = bcm_sf2_core_read64,
1155 .read64 = bcm_sf2_core_read64,
1156 .write8 = bcm_sf2_core_write8,
1157 .write16 = bcm_sf2_core_write16,
1158 .write32 = bcm_sf2_core_write32,
1159 .write48 = bcm_sf2_core_write64,
1160 .write64 = bcm_sf2_core_write64,
1161};
1162
1163static void bcm_sf2_sw_get_strings(struct dsa_switch *ds, int port,
1164 u32 stringset, uint8_t *data)
1165{
1166 int cnt = b53_get_sset_count(ds, port, stringset);
1167
1168 b53_get_strings(ds, port, stringset, data);
1169 bcm_sf2_cfp_get_strings(ds, port, stringset,
1170 data + cnt * ETH_GSTRING_LEN);
1171}
1172
1173static void bcm_sf2_sw_get_ethtool_stats(struct dsa_switch *ds, int port,
1174 uint64_t *data)
1175{
1176 int cnt = b53_get_sset_count(ds, port, ETH_SS_STATS);
1177
1178 b53_get_ethtool_stats(ds, port, data);
1179 bcm_sf2_cfp_get_ethtool_stats(ds, port, data + cnt);
1180}
1181
1182static int bcm_sf2_sw_get_sset_count(struct dsa_switch *ds, int port,
1183 int sset)
1184{
1185 int cnt = b53_get_sset_count(ds, port, sset);
1186
1187 if (cnt < 0)
1188 return cnt;
1189
1190 cnt += bcm_sf2_cfp_get_sset_count(ds, port, sset);
1191
1192 return cnt;
1193}
1194
1195static const struct dsa_switch_ops bcm_sf2_ops = {
1196 .get_tag_protocol = b53_get_tag_protocol,
1197 .setup = bcm_sf2_sw_setup,
1198 .teardown = bcm_sf2_sw_teardown,
1199 .get_strings = bcm_sf2_sw_get_strings,
1200 .get_ethtool_stats = bcm_sf2_sw_get_ethtool_stats,
1201 .get_sset_count = bcm_sf2_sw_get_sset_count,
1202 .get_ethtool_phy_stats = b53_get_ethtool_phy_stats,
1203 .get_phy_flags = bcm_sf2_sw_get_phy_flags,
1204 .phylink_get_caps = bcm_sf2_sw_get_caps,
1205 .phylink_mac_config = bcm_sf2_sw_mac_config,
1206 .phylink_mac_link_down = bcm_sf2_sw_mac_link_down,
1207 .phylink_mac_link_up = bcm_sf2_sw_mac_link_up,
1208 .phylink_fixed_state = bcm_sf2_sw_fixed_state,
1209 .suspend = bcm_sf2_sw_suspend,
1210 .resume = bcm_sf2_sw_resume,
1211 .get_wol = bcm_sf2_sw_get_wol,
1212 .set_wol = bcm_sf2_sw_set_wol,
1213 .port_enable = bcm_sf2_port_setup,
1214 .port_disable = bcm_sf2_port_disable,
1215 .get_mac_eee = b53_get_mac_eee,
1216 .set_mac_eee = b53_set_mac_eee,
1217 .port_bridge_join = b53_br_join,
1218 .port_bridge_leave = b53_br_leave,
1219 .port_pre_bridge_flags = b53_br_flags_pre,
1220 .port_bridge_flags = b53_br_flags,
1221 .port_stp_state_set = b53_br_set_stp_state,
1222 .port_fast_age = b53_br_fast_age,
1223 .port_vlan_filtering = b53_vlan_filtering,
1224 .port_vlan_add = b53_vlan_add,
1225 .port_vlan_del = b53_vlan_del,
1226 .port_fdb_dump = b53_fdb_dump,
1227 .port_fdb_add = b53_fdb_add,
1228 .port_fdb_del = b53_fdb_del,
1229 .get_rxnfc = bcm_sf2_get_rxnfc,
1230 .set_rxnfc = bcm_sf2_set_rxnfc,
1231 .port_mirror_add = b53_mirror_add,
1232 .port_mirror_del = b53_mirror_del,
1233 .port_mdb_add = b53_mdb_add,
1234 .port_mdb_del = b53_mdb_del,
1235};
1236
1237struct bcm_sf2_of_data {
1238 u32 type;
1239 const u16 *reg_offsets;
1240 unsigned int core_reg_align;
1241 unsigned int num_cfp_rules;
1242 unsigned int num_crossbar_int_ports;
1243};
1244
1245static const u16 bcm_sf2_4908_reg_offsets[] = {
1246 [REG_SWITCH_CNTRL] = 0x00,
1247 [REG_SWITCH_STATUS] = 0x04,
1248 [REG_DIR_DATA_WRITE] = 0x08,
1249 [REG_DIR_DATA_READ] = 0x0c,
1250 [REG_SWITCH_REVISION] = 0x10,
1251 [REG_PHY_REVISION] = 0x14,
1252 [REG_SPHY_CNTRL] = 0x24,
1253 [REG_CROSSBAR] = 0xc8,
1254 [REG_RGMII_11_CNTRL] = 0x014c,
1255 [REG_LED_0_CNTRL] = 0x40,
1256 [REG_LED_1_CNTRL] = 0x4c,
1257 [REG_LED_2_CNTRL] = 0x58,
1258 [REG_LED_3_CNTRL] = 0x64,
1259 [REG_LED_4_CNTRL] = 0x88,
1260 [REG_LED_5_CNTRL] = 0xa0,
1261 [REG_LED_AGGREGATE_CTRL] = 0xb8,
1262
1263};
1264
1265static const struct bcm_sf2_of_data bcm_sf2_4908_data = {
1266 .type = BCM4908_DEVICE_ID,
1267 .core_reg_align = 0,
1268 .reg_offsets = bcm_sf2_4908_reg_offsets,
1269 .num_cfp_rules = 256,
1270 .num_crossbar_int_ports = 2,
1271};
1272
1273/* Register offsets for the SWITCH_REG_* block */
1274static const u16 bcm_sf2_7445_reg_offsets[] = {
1275 [REG_SWITCH_CNTRL] = 0x00,
1276 [REG_SWITCH_STATUS] = 0x04,
1277 [REG_DIR_DATA_WRITE] = 0x08,
1278 [REG_DIR_DATA_READ] = 0x0C,
1279 [REG_SWITCH_REVISION] = 0x18,
1280 [REG_PHY_REVISION] = 0x1C,
1281 [REG_SPHY_CNTRL] = 0x2C,
1282 [REG_RGMII_0_CNTRL] = 0x34,
1283 [REG_RGMII_1_CNTRL] = 0x40,
1284 [REG_RGMII_2_CNTRL] = 0x4c,
1285 [REG_LED_0_CNTRL] = 0x90,
1286 [REG_LED_1_CNTRL] = 0x94,
1287 [REG_LED_2_CNTRL] = 0x98,
1288};
1289
1290static const struct bcm_sf2_of_data bcm_sf2_7445_data = {
1291 .type = BCM7445_DEVICE_ID,
1292 .core_reg_align = 0,
1293 .reg_offsets = bcm_sf2_7445_reg_offsets,
1294 .num_cfp_rules = 256,
1295};
1296
1297static const u16 bcm_sf2_7278_reg_offsets[] = {
1298 [REG_SWITCH_CNTRL] = 0x00,
1299 [REG_SWITCH_STATUS] = 0x04,
1300 [REG_DIR_DATA_WRITE] = 0x08,
1301 [REG_DIR_DATA_READ] = 0x0c,
1302 [REG_SWITCH_REVISION] = 0x10,
1303 [REG_PHY_REVISION] = 0x14,
1304 [REG_SPHY_CNTRL] = 0x24,
1305 [REG_RGMII_0_CNTRL] = 0xe0,
1306 [REG_RGMII_1_CNTRL] = 0xec,
1307 [REG_RGMII_2_CNTRL] = 0xf8,
1308 [REG_LED_0_CNTRL] = 0x40,
1309 [REG_LED_1_CNTRL] = 0x4c,
1310 [REG_LED_2_CNTRL] = 0x58,
1311};
1312
1313static const struct bcm_sf2_of_data bcm_sf2_7278_data = {
1314 .type = BCM7278_DEVICE_ID,
1315 .core_reg_align = 1,
1316 .reg_offsets = bcm_sf2_7278_reg_offsets,
1317 .num_cfp_rules = 128,
1318};
1319
1320static const struct of_device_id bcm_sf2_of_match[] = {
1321 { .compatible = "brcm,bcm4908-switch",
1322 .data = &bcm_sf2_4908_data
1323 },
1324 { .compatible = "brcm,bcm7445-switch-v4.0",
1325 .data = &bcm_sf2_7445_data
1326 },
1327 { .compatible = "brcm,bcm7278-switch-v4.0",
1328 .data = &bcm_sf2_7278_data
1329 },
1330 { .compatible = "brcm,bcm7278-switch-v4.8",
1331 .data = &bcm_sf2_7278_data
1332 },
1333 { /* sentinel */ },
1334};
1335MODULE_DEVICE_TABLE(of, bcm_sf2_of_match);
1336
1337static int bcm_sf2_sw_probe(struct platform_device *pdev)
1338{
1339 const char *reg_names[BCM_SF2_REGS_NUM] = BCM_SF2_REGS_NAME;
1340 struct device_node *dn = pdev->dev.of_node;
1341 const struct of_device_id *of_id = NULL;
1342 const struct bcm_sf2_of_data *data;
1343 struct b53_platform_data *pdata;
1344 struct dsa_switch_ops *ops;
1345 struct device_node *ports;
1346 struct bcm_sf2_priv *priv;
1347 struct b53_device *dev;
1348 struct dsa_switch *ds;
1349 void __iomem **base;
1350 unsigned int i;
1351 u32 reg, rev;
1352 int ret;
1353
1354 priv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);
1355 if (!priv)
1356 return -ENOMEM;
1357
1358 ops = devm_kzalloc(&pdev->dev, sizeof(*ops), GFP_KERNEL);
1359 if (!ops)
1360 return -ENOMEM;
1361
1362 dev = b53_switch_alloc(&pdev->dev, &bcm_sf2_io_ops, priv);
1363 if (!dev)
1364 return -ENOMEM;
1365
1366 pdata = devm_kzalloc(&pdev->dev, sizeof(*pdata), GFP_KERNEL);
1367 if (!pdata)
1368 return -ENOMEM;
1369
1370 of_id = of_match_node(bcm_sf2_of_match, dn);
1371 if (!of_id || !of_id->data)
1372 return -EINVAL;
1373
1374 data = of_id->data;
1375
1376 /* Set SWITCH_REG register offsets and SWITCH_CORE align factor */
1377 priv->type = data->type;
1378 priv->reg_offsets = data->reg_offsets;
1379 priv->core_reg_align = data->core_reg_align;
1380 priv->num_cfp_rules = data->num_cfp_rules;
1381 priv->num_crossbar_int_ports = data->num_crossbar_int_ports;
1382
1383 priv->rcdev = devm_reset_control_get_optional_exclusive(&pdev->dev,
1384 "switch");
1385 if (IS_ERR(priv->rcdev))
1386 return PTR_ERR(priv->rcdev);
1387
1388 /* Auto-detection using standard registers will not work, so
1389 * provide an indication of what kind of device we are for
1390 * b53_common to work with
1391 */
1392 pdata->chip_id = priv->type;
1393 dev->pdata = pdata;
1394
1395 priv->dev = dev;
1396 ds = dev->ds;
1397 ds->ops = &bcm_sf2_ops;
1398
1399 /* Advertise the 8 egress queues */
1400 ds->num_tx_queues = SF2_NUM_EGRESS_QUEUES;
1401
1402 dev_set_drvdata(&pdev->dev, priv);
1403
1404 spin_lock_init(&priv->indir_lock);
1405 mutex_init(&priv->cfp.lock);
1406 INIT_LIST_HEAD(&priv->cfp.rules_list);
1407
1408 /* CFP rule #0 cannot be used for specific classifications, flag it as
1409 * permanently used
1410 */
1411 set_bit(0, priv->cfp.used);
1412 set_bit(0, priv->cfp.unique);
1413
1414 /* Balance of_node_put() done by of_find_node_by_name() */
1415 of_node_get(dn);
1416 ports = of_find_node_by_name(dn, "ports");
1417 if (ports) {
1418 bcm_sf2_identify_ports(priv, ports);
1419 of_node_put(ports);
1420 }
1421
1422 priv->irq0 = irq_of_parse_and_map(dn, 0);
1423 priv->irq1 = irq_of_parse_and_map(dn, 1);
1424
1425 base = &priv->core;
1426 for (i = 0; i < BCM_SF2_REGS_NUM; i++) {
1427 *base = devm_platform_ioremap_resource(pdev, i);
1428 if (IS_ERR(*base)) {
1429 pr_err("unable to find register: %s\n", reg_names[i]);
1430 return PTR_ERR(*base);
1431 }
1432 base++;
1433 }
1434
1435 priv->clk = devm_clk_get_optional(&pdev->dev, "sw_switch");
1436 if (IS_ERR(priv->clk))
1437 return PTR_ERR(priv->clk);
1438
1439 clk_prepare_enable(priv->clk);
1440
1441 priv->clk_mdiv = devm_clk_get_optional(&pdev->dev, "sw_switch_mdiv");
1442 if (IS_ERR(priv->clk_mdiv)) {
1443 ret = PTR_ERR(priv->clk_mdiv);
1444 goto out_clk;
1445 }
1446
1447 clk_prepare_enable(priv->clk_mdiv);
1448
1449 ret = bcm_sf2_sw_rst(priv);
1450 if (ret) {
1451 pr_err("unable to software reset switch: %d\n", ret);
1452 goto out_clk_mdiv;
1453 }
1454
1455 bcm_sf2_crossbar_setup(priv);
1456
1457 bcm_sf2_gphy_enable_set(priv->dev->ds, true);
1458
1459 ret = bcm_sf2_mdio_register(ds);
1460 if (ret) {
1461 pr_err("failed to register MDIO bus\n");
1462 goto out_clk_mdiv;
1463 }
1464
1465 bcm_sf2_gphy_enable_set(priv->dev->ds, false);
1466
1467 ret = bcm_sf2_cfp_rst(priv);
1468 if (ret) {
1469 pr_err("failed to reset CFP\n");
1470 goto out_mdio;
1471 }
1472
1473 /* Disable all interrupts and request them */
1474 bcm_sf2_intr_disable(priv);
1475
1476 ret = devm_request_irq(&pdev->dev, priv->irq0, bcm_sf2_switch_0_isr, 0,
1477 "switch_0", ds);
1478 if (ret < 0) {
1479 pr_err("failed to request switch_0 IRQ\n");
1480 goto out_mdio;
1481 }
1482
1483 ret = devm_request_irq(&pdev->dev, priv->irq1, bcm_sf2_switch_1_isr, 0,
1484 "switch_1", ds);
1485 if (ret < 0) {
1486 pr_err("failed to request switch_1 IRQ\n");
1487 goto out_mdio;
1488 }
1489
1490 /* Reset the MIB counters */
1491 reg = core_readl(priv, CORE_GMNCFGCFG);
1492 reg |= RST_MIB_CNT;
1493 core_writel(priv, reg, CORE_GMNCFGCFG);
1494 reg &= ~RST_MIB_CNT;
1495 core_writel(priv, reg, CORE_GMNCFGCFG);
1496
1497 /* Get the maximum number of ports for this switch */
1498 priv->hw_params.num_ports = core_readl(priv, CORE_IMP0_PRT_ID) + 1;
1499 if (priv->hw_params.num_ports > DSA_MAX_PORTS)
1500 priv->hw_params.num_ports = DSA_MAX_PORTS;
1501
1502 /* Assume a single GPHY setup if we can't read that property */
1503 if (of_property_read_u32(dn, "brcm,num-gphy",
1504 &priv->hw_params.num_gphy))
1505 priv->hw_params.num_gphy = 1;
1506
1507 rev = reg_readl(priv, REG_SWITCH_REVISION);
1508 priv->hw_params.top_rev = (rev >> SWITCH_TOP_REV_SHIFT) &
1509 SWITCH_TOP_REV_MASK;
1510 priv->hw_params.core_rev = (rev & SF2_REV_MASK);
1511
1512 rev = reg_readl(priv, REG_PHY_REVISION);
1513 priv->hw_params.gphy_rev = rev & PHY_REVISION_MASK;
1514
1515 ret = b53_switch_register(dev);
1516 if (ret)
1517 goto out_mdio;
1518
1519 dev_info(&pdev->dev,
1520 "Starfighter 2 top: %x.%02x, core: %x.%02x, IRQs: %d, %d\n",
1521 priv->hw_params.top_rev >> 8, priv->hw_params.top_rev & 0xff,
1522 priv->hw_params.core_rev >> 8, priv->hw_params.core_rev & 0xff,
1523 priv->irq0, priv->irq1);
1524
1525 return 0;
1526
1527out_mdio:
1528 bcm_sf2_mdio_unregister(priv);
1529out_clk_mdiv:
1530 clk_disable_unprepare(priv->clk_mdiv);
1531out_clk:
1532 clk_disable_unprepare(priv->clk);
1533 return ret;
1534}
1535
1536static int bcm_sf2_sw_remove(struct platform_device *pdev)
1537{
1538 struct bcm_sf2_priv *priv = platform_get_drvdata(pdev);
1539
1540 if (!priv)
1541 return 0;
1542
1543 priv->wol_ports_mask = 0;
1544 /* Disable interrupts */
1545 bcm_sf2_intr_disable(priv);
1546 dsa_unregister_switch(priv->dev->ds);
1547 bcm_sf2_cfp_exit(priv->dev->ds);
1548 bcm_sf2_mdio_unregister(priv);
1549 clk_disable_unprepare(priv->clk_mdiv);
1550 clk_disable_unprepare(priv->clk);
1551 if (priv->type == BCM7278_DEVICE_ID)
1552 reset_control_assert(priv->rcdev);
1553
1554 return 0;
1555}
1556
1557static void bcm_sf2_sw_shutdown(struct platform_device *pdev)
1558{
1559 struct bcm_sf2_priv *priv = platform_get_drvdata(pdev);
1560
1561 if (!priv)
1562 return;
1563
1564 /* For a kernel about to be kexec'd we want to keep the GPHY on for a
1565 * successful MDIO bus scan to occur. If we did turn off the GPHY
1566 * before (e.g: port_disable), this will also power it back on.
1567 *
1568 * Do not rely on kexec_in_progress, just power the PHY on.
1569 */
1570 if (priv->hw_params.num_gphy == 1)
1571 bcm_sf2_gphy_enable_set(priv->dev->ds, true);
1572
1573 dsa_switch_shutdown(priv->dev->ds);
1574
1575 platform_set_drvdata(pdev, NULL);
1576}
1577
1578#ifdef CONFIG_PM_SLEEP
1579static int bcm_sf2_suspend(struct device *dev)
1580{
1581 struct bcm_sf2_priv *priv = dev_get_drvdata(dev);
1582
1583 return dsa_switch_suspend(priv->dev->ds);
1584}
1585
1586static int bcm_sf2_resume(struct device *dev)
1587{
1588 struct bcm_sf2_priv *priv = dev_get_drvdata(dev);
1589
1590 return dsa_switch_resume(priv->dev->ds);
1591}
1592#endif /* CONFIG_PM_SLEEP */
1593
1594static SIMPLE_DEV_PM_OPS(bcm_sf2_pm_ops,
1595 bcm_sf2_suspend, bcm_sf2_resume);
1596
1597
1598static struct platform_driver bcm_sf2_driver = {
1599 .probe = bcm_sf2_sw_probe,
1600 .remove = bcm_sf2_sw_remove,
1601 .shutdown = bcm_sf2_sw_shutdown,
1602 .driver = {
1603 .name = "brcm-sf2",
1604 .of_match_table = bcm_sf2_of_match,
1605 .pm = &bcm_sf2_pm_ops,
1606 },
1607};
1608module_platform_driver(bcm_sf2_driver);
1609
1610MODULE_AUTHOR("Broadcom Corporation");
1611MODULE_DESCRIPTION("Driver for Broadcom Starfighter 2 ethernet switch chip");
1612MODULE_LICENSE("GPL");
1613MODULE_ALIAS("platform:brcm-sf2");
1/*
2 * Broadcom Starfighter 2 DSA switch driver
3 *
4 * Copyright (C) 2014, Broadcom Corporation
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 */
11
12#include <linux/list.h>
13#include <linux/module.h>
14#include <linux/netdevice.h>
15#include <linux/interrupt.h>
16#include <linux/platform_device.h>
17#include <linux/of.h>
18#include <linux/phy.h>
19#include <linux/phy_fixed.h>
20#include <linux/mii.h>
21#include <linux/of.h>
22#include <linux/of_irq.h>
23#include <linux/of_address.h>
24#include <linux/of_net.h>
25#include <net/dsa.h>
26#include <linux/ethtool.h>
27#include <linux/if_bridge.h>
28#include <linux/brcmphy.h>
29#include <linux/etherdevice.h>
30#include <net/switchdev.h>
31
32#include "bcm_sf2.h"
33#include "bcm_sf2_regs.h"
34
35/* String, offset, and register size in bytes if different from 4 bytes */
36static const struct bcm_sf2_hw_stats bcm_sf2_mib[] = {
37 { "TxOctets", 0x000, 8 },
38 { "TxDropPkts", 0x020 },
39 { "TxQPKTQ0", 0x030 },
40 { "TxBroadcastPkts", 0x040 },
41 { "TxMulticastPkts", 0x050 },
42 { "TxUnicastPKts", 0x060 },
43 { "TxCollisions", 0x070 },
44 { "TxSingleCollision", 0x080 },
45 { "TxMultipleCollision", 0x090 },
46 { "TxDeferredCollision", 0x0a0 },
47 { "TxLateCollision", 0x0b0 },
48 { "TxExcessiveCollision", 0x0c0 },
49 { "TxFrameInDisc", 0x0d0 },
50 { "TxPausePkts", 0x0e0 },
51 { "TxQPKTQ1", 0x0f0 },
52 { "TxQPKTQ2", 0x100 },
53 { "TxQPKTQ3", 0x110 },
54 { "TxQPKTQ4", 0x120 },
55 { "TxQPKTQ5", 0x130 },
56 { "RxOctets", 0x140, 8 },
57 { "RxUndersizePkts", 0x160 },
58 { "RxPausePkts", 0x170 },
59 { "RxPkts64Octets", 0x180 },
60 { "RxPkts65to127Octets", 0x190 },
61 { "RxPkts128to255Octets", 0x1a0 },
62 { "RxPkts256to511Octets", 0x1b0 },
63 { "RxPkts512to1023Octets", 0x1c0 },
64 { "RxPkts1024toMaxPktsOctets", 0x1d0 },
65 { "RxOversizePkts", 0x1e0 },
66 { "RxJabbers", 0x1f0 },
67 { "RxAlignmentErrors", 0x200 },
68 { "RxFCSErrors", 0x210 },
69 { "RxGoodOctets", 0x220, 8 },
70 { "RxDropPkts", 0x240 },
71 { "RxUnicastPkts", 0x250 },
72 { "RxMulticastPkts", 0x260 },
73 { "RxBroadcastPkts", 0x270 },
74 { "RxSAChanges", 0x280 },
75 { "RxFragments", 0x290 },
76 { "RxJumboPkt", 0x2a0 },
77 { "RxSymblErr", 0x2b0 },
78 { "InRangeErrCount", 0x2c0 },
79 { "OutRangeErrCount", 0x2d0 },
80 { "EEELpiEvent", 0x2e0 },
81 { "EEELpiDuration", 0x2f0 },
82 { "RxDiscard", 0x300, 8 },
83 { "TxQPKTQ6", 0x320 },
84 { "TxQPKTQ7", 0x330 },
85 { "TxPkts64Octets", 0x340 },
86 { "TxPkts65to127Octets", 0x350 },
87 { "TxPkts128to255Octets", 0x360 },
88 { "TxPkts256to511Ocets", 0x370 },
89 { "TxPkts512to1023Ocets", 0x380 },
90 { "TxPkts1024toMaxPktOcets", 0x390 },
91};
92
93#define BCM_SF2_STATS_SIZE ARRAY_SIZE(bcm_sf2_mib)
94
95static void bcm_sf2_sw_get_strings(struct dsa_switch *ds,
96 int port, uint8_t *data)
97{
98 unsigned int i;
99
100 for (i = 0; i < BCM_SF2_STATS_SIZE; i++)
101 memcpy(data + i * ETH_GSTRING_LEN,
102 bcm_sf2_mib[i].string, ETH_GSTRING_LEN);
103}
104
105static void bcm_sf2_sw_get_ethtool_stats(struct dsa_switch *ds,
106 int port, uint64_t *data)
107{
108 struct bcm_sf2_priv *priv = ds_to_priv(ds);
109 const struct bcm_sf2_hw_stats *s;
110 unsigned int i;
111 u64 val = 0;
112 u32 offset;
113
114 mutex_lock(&priv->stats_mutex);
115
116 /* Now fetch the per-port counters */
117 for (i = 0; i < BCM_SF2_STATS_SIZE; i++) {
118 s = &bcm_sf2_mib[i];
119
120 /* Do a latched 64-bit read if needed */
121 offset = s->reg + CORE_P_MIB_OFFSET(port);
122 if (s->sizeof_stat == 8)
123 val = core_readq(priv, offset);
124 else
125 val = core_readl(priv, offset);
126
127 data[i] = (u64)val;
128 }
129
130 mutex_unlock(&priv->stats_mutex);
131}
132
133static int bcm_sf2_sw_get_sset_count(struct dsa_switch *ds)
134{
135 return BCM_SF2_STATS_SIZE;
136}
137
138static char *bcm_sf2_sw_probe(struct device *host_dev, int sw_addr)
139{
140 return "Broadcom Starfighter 2";
141}
142
143static void bcm_sf2_imp_vlan_setup(struct dsa_switch *ds, int cpu_port)
144{
145 struct bcm_sf2_priv *priv = ds_to_priv(ds);
146 unsigned int i;
147 u32 reg;
148
149 /* Enable the IMP Port to be in the same VLAN as the other ports
150 * on a per-port basis such that we only have Port i and IMP in
151 * the same VLAN.
152 */
153 for (i = 0; i < priv->hw_params.num_ports; i++) {
154 if (!((1 << i) & ds->phys_port_mask))
155 continue;
156
157 reg = core_readl(priv, CORE_PORT_VLAN_CTL_PORT(i));
158 reg |= (1 << cpu_port);
159 core_writel(priv, reg, CORE_PORT_VLAN_CTL_PORT(i));
160 }
161}
162
163static void bcm_sf2_imp_setup(struct dsa_switch *ds, int port)
164{
165 struct bcm_sf2_priv *priv = ds_to_priv(ds);
166 u32 reg, val;
167
168 /* Enable the port memories */
169 reg = core_readl(priv, CORE_MEM_PSM_VDD_CTRL);
170 reg &= ~P_TXQ_PSM_VDD(port);
171 core_writel(priv, reg, CORE_MEM_PSM_VDD_CTRL);
172
173 /* Enable Broadcast, Multicast, Unicast forwarding to IMP port */
174 reg = core_readl(priv, CORE_IMP_CTL);
175 reg |= (RX_BCST_EN | RX_MCST_EN | RX_UCST_EN);
176 reg &= ~(RX_DIS | TX_DIS);
177 core_writel(priv, reg, CORE_IMP_CTL);
178
179 /* Enable forwarding */
180 core_writel(priv, SW_FWDG_EN, CORE_SWMODE);
181
182 /* Enable IMP port in dumb mode */
183 reg = core_readl(priv, CORE_SWITCH_CTRL);
184 reg |= MII_DUMB_FWDG_EN;
185 core_writel(priv, reg, CORE_SWITCH_CTRL);
186
187 /* Resolve which bit controls the Broadcom tag */
188 switch (port) {
189 case 8:
190 val = BRCM_HDR_EN_P8;
191 break;
192 case 7:
193 val = BRCM_HDR_EN_P7;
194 break;
195 case 5:
196 val = BRCM_HDR_EN_P5;
197 break;
198 default:
199 val = 0;
200 break;
201 }
202
203 /* Enable Broadcom tags for IMP port */
204 reg = core_readl(priv, CORE_BRCM_HDR_CTRL);
205 reg |= val;
206 core_writel(priv, reg, CORE_BRCM_HDR_CTRL);
207
208 /* Enable reception Broadcom tag for CPU TX (switch RX) to
209 * allow us to tag outgoing frames
210 */
211 reg = core_readl(priv, CORE_BRCM_HDR_RX_DIS);
212 reg &= ~(1 << port);
213 core_writel(priv, reg, CORE_BRCM_HDR_RX_DIS);
214
215 /* Enable transmission of Broadcom tags from the switch (CPU RX) to
216 * allow delivering frames to the per-port net_devices
217 */
218 reg = core_readl(priv, CORE_BRCM_HDR_TX_DIS);
219 reg &= ~(1 << port);
220 core_writel(priv, reg, CORE_BRCM_HDR_TX_DIS);
221
222 /* Force link status for IMP port */
223 reg = core_readl(priv, CORE_STS_OVERRIDE_IMP);
224 reg |= (MII_SW_OR | LINK_STS);
225 core_writel(priv, reg, CORE_STS_OVERRIDE_IMP);
226}
227
228static void bcm_sf2_eee_enable_set(struct dsa_switch *ds, int port, bool enable)
229{
230 struct bcm_sf2_priv *priv = ds_to_priv(ds);
231 u32 reg;
232
233 reg = core_readl(priv, CORE_EEE_EN_CTRL);
234 if (enable)
235 reg |= 1 << port;
236 else
237 reg &= ~(1 << port);
238 core_writel(priv, reg, CORE_EEE_EN_CTRL);
239}
240
241static void bcm_sf2_gphy_enable_set(struct dsa_switch *ds, bool enable)
242{
243 struct bcm_sf2_priv *priv = ds_to_priv(ds);
244 u32 reg;
245
246 reg = reg_readl(priv, REG_SPHY_CNTRL);
247 if (enable) {
248 reg |= PHY_RESET;
249 reg &= ~(EXT_PWR_DOWN | IDDQ_BIAS | CK25_DIS);
250 reg_writel(priv, reg, REG_SPHY_CNTRL);
251 udelay(21);
252 reg = reg_readl(priv, REG_SPHY_CNTRL);
253 reg &= ~PHY_RESET;
254 } else {
255 reg |= EXT_PWR_DOWN | IDDQ_BIAS | PHY_RESET;
256 reg_writel(priv, reg, REG_SPHY_CNTRL);
257 mdelay(1);
258 reg |= CK25_DIS;
259 }
260 reg_writel(priv, reg, REG_SPHY_CNTRL);
261
262 /* Use PHY-driven LED signaling */
263 if (!enable) {
264 reg = reg_readl(priv, REG_LED_CNTRL(0));
265 reg |= SPDLNK_SRC_SEL;
266 reg_writel(priv, reg, REG_LED_CNTRL(0));
267 }
268}
269
270static inline void bcm_sf2_port_intr_enable(struct bcm_sf2_priv *priv,
271 int port)
272{
273 unsigned int off;
274
275 switch (port) {
276 case 7:
277 off = P7_IRQ_OFF;
278 break;
279 case 0:
280 /* Port 0 interrupts are located on the first bank */
281 intrl2_0_mask_clear(priv, P_IRQ_MASK(P0_IRQ_OFF));
282 return;
283 default:
284 off = P_IRQ_OFF(port);
285 break;
286 }
287
288 intrl2_1_mask_clear(priv, P_IRQ_MASK(off));
289}
290
291static inline void bcm_sf2_port_intr_disable(struct bcm_sf2_priv *priv,
292 int port)
293{
294 unsigned int off;
295
296 switch (port) {
297 case 7:
298 off = P7_IRQ_OFF;
299 break;
300 case 0:
301 /* Port 0 interrupts are located on the first bank */
302 intrl2_0_mask_set(priv, P_IRQ_MASK(P0_IRQ_OFF));
303 intrl2_0_writel(priv, P_IRQ_MASK(P0_IRQ_OFF), INTRL2_CPU_CLEAR);
304 return;
305 default:
306 off = P_IRQ_OFF(port);
307 break;
308 }
309
310 intrl2_1_mask_set(priv, P_IRQ_MASK(off));
311 intrl2_1_writel(priv, P_IRQ_MASK(off), INTRL2_CPU_CLEAR);
312}
313
314static int bcm_sf2_port_setup(struct dsa_switch *ds, int port,
315 struct phy_device *phy)
316{
317 struct bcm_sf2_priv *priv = ds_to_priv(ds);
318 s8 cpu_port = ds->dst[ds->index].cpu_port;
319 u32 reg;
320
321 /* Clear the memory power down */
322 reg = core_readl(priv, CORE_MEM_PSM_VDD_CTRL);
323 reg &= ~P_TXQ_PSM_VDD(port);
324 core_writel(priv, reg, CORE_MEM_PSM_VDD_CTRL);
325
326 /* Clear the Rx and Tx disable bits and set to no spanning tree */
327 core_writel(priv, 0, CORE_G_PCTL_PORT(port));
328
329 /* Re-enable the GPHY and re-apply workarounds */
330 if (priv->int_phy_mask & 1 << port && priv->hw_params.num_gphy == 1) {
331 bcm_sf2_gphy_enable_set(ds, true);
332 if (phy) {
333 /* if phy_stop() has been called before, phy
334 * will be in halted state, and phy_start()
335 * will call resume.
336 *
337 * the resume path does not configure back
338 * autoneg settings, and since we hard reset
339 * the phy manually here, we need to reset the
340 * state machine also.
341 */
342 phy->state = PHY_READY;
343 phy_init_hw(phy);
344 }
345 }
346
347 /* Enable MoCA port interrupts to get notified */
348 if (port == priv->moca_port)
349 bcm_sf2_port_intr_enable(priv, port);
350
351 /* Set this port, and only this one to be in the default VLAN,
352 * if member of a bridge, restore its membership prior to
353 * bringing down this port.
354 */
355 reg = core_readl(priv, CORE_PORT_VLAN_CTL_PORT(port));
356 reg &= ~PORT_VLAN_CTRL_MASK;
357 reg |= (1 << port);
358 reg |= priv->port_sts[port].vlan_ctl_mask;
359 core_writel(priv, reg, CORE_PORT_VLAN_CTL_PORT(port));
360
361 bcm_sf2_imp_vlan_setup(ds, cpu_port);
362
363 /* If EEE was enabled, restore it */
364 if (priv->port_sts[port].eee.eee_enabled)
365 bcm_sf2_eee_enable_set(ds, port, true);
366
367 return 0;
368}
369
370static void bcm_sf2_port_disable(struct dsa_switch *ds, int port,
371 struct phy_device *phy)
372{
373 struct bcm_sf2_priv *priv = ds_to_priv(ds);
374 u32 off, reg;
375
376 if (priv->wol_ports_mask & (1 << port))
377 return;
378
379 if (port == priv->moca_port)
380 bcm_sf2_port_intr_disable(priv, port);
381
382 if (priv->int_phy_mask & 1 << port && priv->hw_params.num_gphy == 1)
383 bcm_sf2_gphy_enable_set(ds, false);
384
385 if (dsa_is_cpu_port(ds, port))
386 off = CORE_IMP_CTL;
387 else
388 off = CORE_G_PCTL_PORT(port);
389
390 reg = core_readl(priv, off);
391 reg |= RX_DIS | TX_DIS;
392 core_writel(priv, reg, off);
393
394 /* Power down the port memory */
395 reg = core_readl(priv, CORE_MEM_PSM_VDD_CTRL);
396 reg |= P_TXQ_PSM_VDD(port);
397 core_writel(priv, reg, CORE_MEM_PSM_VDD_CTRL);
398}
399
400/* Returns 0 if EEE was not enabled, or 1 otherwise
401 */
402static int bcm_sf2_eee_init(struct dsa_switch *ds, int port,
403 struct phy_device *phy)
404{
405 struct bcm_sf2_priv *priv = ds_to_priv(ds);
406 struct ethtool_eee *p = &priv->port_sts[port].eee;
407 int ret;
408
409 p->supported = (SUPPORTED_1000baseT_Full | SUPPORTED_100baseT_Full);
410
411 ret = phy_init_eee(phy, 0);
412 if (ret)
413 return 0;
414
415 bcm_sf2_eee_enable_set(ds, port, true);
416
417 return 1;
418}
419
420static int bcm_sf2_sw_get_eee(struct dsa_switch *ds, int port,
421 struct ethtool_eee *e)
422{
423 struct bcm_sf2_priv *priv = ds_to_priv(ds);
424 struct ethtool_eee *p = &priv->port_sts[port].eee;
425 u32 reg;
426
427 reg = core_readl(priv, CORE_EEE_LPI_INDICATE);
428 e->eee_enabled = p->eee_enabled;
429 e->eee_active = !!(reg & (1 << port));
430
431 return 0;
432}
433
434static int bcm_sf2_sw_set_eee(struct dsa_switch *ds, int port,
435 struct phy_device *phydev,
436 struct ethtool_eee *e)
437{
438 struct bcm_sf2_priv *priv = ds_to_priv(ds);
439 struct ethtool_eee *p = &priv->port_sts[port].eee;
440
441 p->eee_enabled = e->eee_enabled;
442
443 if (!p->eee_enabled) {
444 bcm_sf2_eee_enable_set(ds, port, false);
445 } else {
446 p->eee_enabled = bcm_sf2_eee_init(ds, port, phydev);
447 if (!p->eee_enabled)
448 return -EOPNOTSUPP;
449 }
450
451 return 0;
452}
453
454/* Fast-ageing of ARL entries for a given port, equivalent to an ARL
455 * flush for that port.
456 */
457static int bcm_sf2_sw_fast_age_port(struct dsa_switch *ds, int port)
458{
459 struct bcm_sf2_priv *priv = ds_to_priv(ds);
460 unsigned int timeout = 1000;
461 u32 reg;
462
463 core_writel(priv, port, CORE_FAST_AGE_PORT);
464
465 reg = core_readl(priv, CORE_FAST_AGE_CTRL);
466 reg |= EN_AGE_PORT | EN_AGE_DYNAMIC | FAST_AGE_STR_DONE;
467 core_writel(priv, reg, CORE_FAST_AGE_CTRL);
468
469 do {
470 reg = core_readl(priv, CORE_FAST_AGE_CTRL);
471 if (!(reg & FAST_AGE_STR_DONE))
472 break;
473
474 cpu_relax();
475 } while (timeout--);
476
477 if (!timeout)
478 return -ETIMEDOUT;
479
480 core_writel(priv, 0, CORE_FAST_AGE_CTRL);
481
482 return 0;
483}
484
485static int bcm_sf2_sw_br_join(struct dsa_switch *ds, int port,
486 struct net_device *bridge)
487{
488 struct bcm_sf2_priv *priv = ds_to_priv(ds);
489 unsigned int i;
490 u32 reg, p_ctl;
491
492 priv->port_sts[port].bridge_dev = bridge;
493 p_ctl = core_readl(priv, CORE_PORT_VLAN_CTL_PORT(port));
494
495 for (i = 0; i < priv->hw_params.num_ports; i++) {
496 if (priv->port_sts[i].bridge_dev != bridge)
497 continue;
498
499 /* Add this local port to the remote port VLAN control
500 * membership and update the remote port bitmask
501 */
502 reg = core_readl(priv, CORE_PORT_VLAN_CTL_PORT(i));
503 reg |= 1 << port;
504 core_writel(priv, reg, CORE_PORT_VLAN_CTL_PORT(i));
505 priv->port_sts[i].vlan_ctl_mask = reg;
506
507 p_ctl |= 1 << i;
508 }
509
510 /* Configure the local port VLAN control membership to include
511 * remote ports and update the local port bitmask
512 */
513 core_writel(priv, p_ctl, CORE_PORT_VLAN_CTL_PORT(port));
514 priv->port_sts[port].vlan_ctl_mask = p_ctl;
515
516 return 0;
517}
518
519static void bcm_sf2_sw_br_leave(struct dsa_switch *ds, int port)
520{
521 struct bcm_sf2_priv *priv = ds_to_priv(ds);
522 struct net_device *bridge = priv->port_sts[port].bridge_dev;
523 unsigned int i;
524 u32 reg, p_ctl;
525
526 p_ctl = core_readl(priv, CORE_PORT_VLAN_CTL_PORT(port));
527
528 for (i = 0; i < priv->hw_params.num_ports; i++) {
529 /* Don't touch the remaining ports */
530 if (priv->port_sts[i].bridge_dev != bridge)
531 continue;
532
533 reg = core_readl(priv, CORE_PORT_VLAN_CTL_PORT(i));
534 reg &= ~(1 << port);
535 core_writel(priv, reg, CORE_PORT_VLAN_CTL_PORT(i));
536 priv->port_sts[port].vlan_ctl_mask = reg;
537
538 /* Prevent self removal to preserve isolation */
539 if (port != i)
540 p_ctl &= ~(1 << i);
541 }
542
543 core_writel(priv, p_ctl, CORE_PORT_VLAN_CTL_PORT(port));
544 priv->port_sts[port].vlan_ctl_mask = p_ctl;
545 priv->port_sts[port].bridge_dev = NULL;
546}
547
548static int bcm_sf2_sw_br_set_stp_state(struct dsa_switch *ds, int port,
549 u8 state)
550{
551 struct bcm_sf2_priv *priv = ds_to_priv(ds);
552 u8 hw_state, cur_hw_state;
553 int ret = 0;
554 u32 reg;
555
556 reg = core_readl(priv, CORE_G_PCTL_PORT(port));
557 cur_hw_state = reg & (G_MISTP_STATE_MASK << G_MISTP_STATE_SHIFT);
558
559 switch (state) {
560 case BR_STATE_DISABLED:
561 hw_state = G_MISTP_DIS_STATE;
562 break;
563 case BR_STATE_LISTENING:
564 hw_state = G_MISTP_LISTEN_STATE;
565 break;
566 case BR_STATE_LEARNING:
567 hw_state = G_MISTP_LEARN_STATE;
568 break;
569 case BR_STATE_FORWARDING:
570 hw_state = G_MISTP_FWD_STATE;
571 break;
572 case BR_STATE_BLOCKING:
573 hw_state = G_MISTP_BLOCK_STATE;
574 break;
575 default:
576 pr_err("%s: invalid STP state: %d\n", __func__, state);
577 return -EINVAL;
578 }
579
580 /* Fast-age ARL entries if we are moving a port from Learning or
581 * Forwarding (cur_hw_state) state to Disabled, Blocking or Listening
582 * state (hw_state)
583 */
584 if (cur_hw_state != hw_state) {
585 if (cur_hw_state >= G_MISTP_LEARN_STATE &&
586 hw_state <= G_MISTP_LISTEN_STATE) {
587 ret = bcm_sf2_sw_fast_age_port(ds, port);
588 if (ret) {
589 pr_err("%s: fast-ageing failed\n", __func__);
590 return ret;
591 }
592 }
593 }
594
595 reg = core_readl(priv, CORE_G_PCTL_PORT(port));
596 reg &= ~(G_MISTP_STATE_MASK << G_MISTP_STATE_SHIFT);
597 reg |= hw_state;
598 core_writel(priv, reg, CORE_G_PCTL_PORT(port));
599
600 return 0;
601}
602
603/* Address Resolution Logic routines */
604static int bcm_sf2_arl_op_wait(struct bcm_sf2_priv *priv)
605{
606 unsigned int timeout = 10;
607 u32 reg;
608
609 do {
610 reg = core_readl(priv, CORE_ARLA_RWCTL);
611 if (!(reg & ARL_STRTDN))
612 return 0;
613
614 usleep_range(1000, 2000);
615 } while (timeout--);
616
617 return -ETIMEDOUT;
618}
619
620static int bcm_sf2_arl_rw_op(struct bcm_sf2_priv *priv, unsigned int op)
621{
622 u32 cmd;
623
624 if (op > ARL_RW)
625 return -EINVAL;
626
627 cmd = core_readl(priv, CORE_ARLA_RWCTL);
628 cmd &= ~IVL_SVL_SELECT;
629 cmd |= ARL_STRTDN;
630 if (op)
631 cmd |= ARL_RW;
632 else
633 cmd &= ~ARL_RW;
634 core_writel(priv, cmd, CORE_ARLA_RWCTL);
635
636 return bcm_sf2_arl_op_wait(priv);
637}
638
639static int bcm_sf2_arl_read(struct bcm_sf2_priv *priv, u64 mac,
640 u16 vid, struct bcm_sf2_arl_entry *ent, u8 *idx,
641 bool is_valid)
642{
643 unsigned int i;
644 int ret;
645
646 ret = bcm_sf2_arl_op_wait(priv);
647 if (ret)
648 return ret;
649
650 /* Read the 4 bins */
651 for (i = 0; i < 4; i++) {
652 u64 mac_vid;
653 u32 fwd_entry;
654
655 mac_vid = core_readq(priv, CORE_ARLA_MACVID_ENTRY(i));
656 fwd_entry = core_readl(priv, CORE_ARLA_FWD_ENTRY(i));
657 bcm_sf2_arl_to_entry(ent, mac_vid, fwd_entry);
658
659 if (ent->is_valid && is_valid) {
660 *idx = i;
661 return 0;
662 }
663
664 /* This is the MAC we just deleted */
665 if (!is_valid && (mac_vid & mac))
666 return 0;
667 }
668
669 return -ENOENT;
670}
671
672static int bcm_sf2_arl_op(struct bcm_sf2_priv *priv, int op, int port,
673 const unsigned char *addr, u16 vid, bool is_valid)
674{
675 struct bcm_sf2_arl_entry ent;
676 u32 fwd_entry;
677 u64 mac, mac_vid = 0;
678 u8 idx = 0;
679 int ret;
680
681 /* Convert the array into a 64-bit MAC */
682 mac = bcm_sf2_mac_to_u64(addr);
683
684 /* Perform a read for the given MAC and VID */
685 core_writeq(priv, mac, CORE_ARLA_MAC);
686 core_writel(priv, vid, CORE_ARLA_VID);
687
688 /* Issue a read operation for this MAC */
689 ret = bcm_sf2_arl_rw_op(priv, 1);
690 if (ret)
691 return ret;
692
693 ret = bcm_sf2_arl_read(priv, mac, vid, &ent, &idx, is_valid);
694 /* If this is a read, just finish now */
695 if (op)
696 return ret;
697
698 /* We could not find a matching MAC, so reset to a new entry */
699 if (ret) {
700 fwd_entry = 0;
701 idx = 0;
702 }
703
704 memset(&ent, 0, sizeof(ent));
705 ent.port = port;
706 ent.is_valid = is_valid;
707 ent.vid = vid;
708 ent.is_static = true;
709 memcpy(ent.mac, addr, ETH_ALEN);
710 bcm_sf2_arl_from_entry(&mac_vid, &fwd_entry, &ent);
711
712 core_writeq(priv, mac_vid, CORE_ARLA_MACVID_ENTRY(idx));
713 core_writel(priv, fwd_entry, CORE_ARLA_FWD_ENTRY(idx));
714
715 ret = bcm_sf2_arl_rw_op(priv, 0);
716 if (ret)
717 return ret;
718
719 /* Re-read the entry to check */
720 return bcm_sf2_arl_read(priv, mac, vid, &ent, &idx, is_valid);
721}
722
723static int bcm_sf2_sw_fdb_prepare(struct dsa_switch *ds, int port,
724 const struct switchdev_obj_port_fdb *fdb,
725 struct switchdev_trans *trans)
726{
727 /* We do not need to do anything specific here yet */
728 return 0;
729}
730
731static int bcm_sf2_sw_fdb_add(struct dsa_switch *ds, int port,
732 const struct switchdev_obj_port_fdb *fdb,
733 struct switchdev_trans *trans)
734{
735 struct bcm_sf2_priv *priv = ds_to_priv(ds);
736
737 return bcm_sf2_arl_op(priv, 0, port, fdb->addr, fdb->vid, true);
738}
739
740static int bcm_sf2_sw_fdb_del(struct dsa_switch *ds, int port,
741 const struct switchdev_obj_port_fdb *fdb)
742{
743 struct bcm_sf2_priv *priv = ds_to_priv(ds);
744
745 return bcm_sf2_arl_op(priv, 0, port, fdb->addr, fdb->vid, false);
746}
747
748static int bcm_sf2_arl_search_wait(struct bcm_sf2_priv *priv)
749{
750 unsigned timeout = 1000;
751 u32 reg;
752
753 do {
754 reg = core_readl(priv, CORE_ARLA_SRCH_CTL);
755 if (!(reg & ARLA_SRCH_STDN))
756 return 0;
757
758 if (reg & ARLA_SRCH_VLID)
759 return 0;
760
761 usleep_range(1000, 2000);
762 } while (timeout--);
763
764 return -ETIMEDOUT;
765}
766
767static void bcm_sf2_arl_search_rd(struct bcm_sf2_priv *priv, u8 idx,
768 struct bcm_sf2_arl_entry *ent)
769{
770 u64 mac_vid;
771 u32 fwd_entry;
772
773 mac_vid = core_readq(priv, CORE_ARLA_SRCH_RSLT_MACVID(idx));
774 fwd_entry = core_readl(priv, CORE_ARLA_SRCH_RSLT(idx));
775 bcm_sf2_arl_to_entry(ent, mac_vid, fwd_entry);
776}
777
778static int bcm_sf2_sw_fdb_copy(struct net_device *dev, int port,
779 const struct bcm_sf2_arl_entry *ent,
780 struct switchdev_obj_port_fdb *fdb,
781 int (*cb)(struct switchdev_obj *obj))
782{
783 if (!ent->is_valid)
784 return 0;
785
786 if (port != ent->port)
787 return 0;
788
789 ether_addr_copy(fdb->addr, ent->mac);
790 fdb->vid = ent->vid;
791 fdb->ndm_state = ent->is_static ? NUD_NOARP : NUD_REACHABLE;
792
793 return cb(&fdb->obj);
794}
795
796static int bcm_sf2_sw_fdb_dump(struct dsa_switch *ds, int port,
797 struct switchdev_obj_port_fdb *fdb,
798 int (*cb)(struct switchdev_obj *obj))
799{
800 struct bcm_sf2_priv *priv = ds_to_priv(ds);
801 struct net_device *dev = ds->ports[port];
802 struct bcm_sf2_arl_entry results[2];
803 unsigned int count = 0;
804 int ret;
805
806 /* Start search operation */
807 core_writel(priv, ARLA_SRCH_STDN, CORE_ARLA_SRCH_CTL);
808
809 do {
810 ret = bcm_sf2_arl_search_wait(priv);
811 if (ret)
812 return ret;
813
814 /* Read both entries, then return their values back */
815 bcm_sf2_arl_search_rd(priv, 0, &results[0]);
816 ret = bcm_sf2_sw_fdb_copy(dev, port, &results[0], fdb, cb);
817 if (ret)
818 return ret;
819
820 bcm_sf2_arl_search_rd(priv, 1, &results[1]);
821 ret = bcm_sf2_sw_fdb_copy(dev, port, &results[1], fdb, cb);
822 if (ret)
823 return ret;
824
825 if (!results[0].is_valid && !results[1].is_valid)
826 break;
827
828 } while (count++ < CORE_ARLA_NUM_ENTRIES);
829
830 return 0;
831}
832
833static irqreturn_t bcm_sf2_switch_0_isr(int irq, void *dev_id)
834{
835 struct bcm_sf2_priv *priv = dev_id;
836
837 priv->irq0_stat = intrl2_0_readl(priv, INTRL2_CPU_STATUS) &
838 ~priv->irq0_mask;
839 intrl2_0_writel(priv, priv->irq0_stat, INTRL2_CPU_CLEAR);
840
841 return IRQ_HANDLED;
842}
843
844static irqreturn_t bcm_sf2_switch_1_isr(int irq, void *dev_id)
845{
846 struct bcm_sf2_priv *priv = dev_id;
847
848 priv->irq1_stat = intrl2_1_readl(priv, INTRL2_CPU_STATUS) &
849 ~priv->irq1_mask;
850 intrl2_1_writel(priv, priv->irq1_stat, INTRL2_CPU_CLEAR);
851
852 if (priv->irq1_stat & P_LINK_UP_IRQ(P7_IRQ_OFF))
853 priv->port_sts[7].link = 1;
854 if (priv->irq1_stat & P_LINK_DOWN_IRQ(P7_IRQ_OFF))
855 priv->port_sts[7].link = 0;
856
857 return IRQ_HANDLED;
858}
859
860static int bcm_sf2_sw_rst(struct bcm_sf2_priv *priv)
861{
862 unsigned int timeout = 1000;
863 u32 reg;
864
865 reg = core_readl(priv, CORE_WATCHDOG_CTRL);
866 reg |= SOFTWARE_RESET | EN_CHIP_RST | EN_SW_RESET;
867 core_writel(priv, reg, CORE_WATCHDOG_CTRL);
868
869 do {
870 reg = core_readl(priv, CORE_WATCHDOG_CTRL);
871 if (!(reg & SOFTWARE_RESET))
872 break;
873
874 usleep_range(1000, 2000);
875 } while (timeout-- > 0);
876
877 if (timeout == 0)
878 return -ETIMEDOUT;
879
880 return 0;
881}
882
883static void bcm_sf2_intr_disable(struct bcm_sf2_priv *priv)
884{
885 intrl2_0_writel(priv, 0xffffffff, INTRL2_CPU_MASK_SET);
886 intrl2_0_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR);
887 intrl2_0_writel(priv, 0, INTRL2_CPU_MASK_CLEAR);
888 intrl2_1_writel(priv, 0xffffffff, INTRL2_CPU_MASK_SET);
889 intrl2_1_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR);
890 intrl2_1_writel(priv, 0, INTRL2_CPU_MASK_CLEAR);
891}
892
893static void bcm_sf2_identify_ports(struct bcm_sf2_priv *priv,
894 struct device_node *dn)
895{
896 struct device_node *port;
897 const char *phy_mode_str;
898 int mode;
899 unsigned int port_num;
900 int ret;
901
902 priv->moca_port = -1;
903
904 for_each_available_child_of_node(dn, port) {
905 if (of_property_read_u32(port, "reg", &port_num))
906 continue;
907
908 /* Internal PHYs get assigned a specific 'phy-mode' property
909 * value: "internal" to help flag them before MDIO probing
910 * has completed, since they might be turned off at that
911 * time
912 */
913 mode = of_get_phy_mode(port);
914 if (mode < 0) {
915 ret = of_property_read_string(port, "phy-mode",
916 &phy_mode_str);
917 if (ret < 0)
918 continue;
919
920 if (!strcasecmp(phy_mode_str, "internal"))
921 priv->int_phy_mask |= 1 << port_num;
922 }
923
924 if (mode == PHY_INTERFACE_MODE_MOCA)
925 priv->moca_port = port_num;
926 }
927}
928
929static int bcm_sf2_sw_setup(struct dsa_switch *ds)
930{
931 const char *reg_names[BCM_SF2_REGS_NUM] = BCM_SF2_REGS_NAME;
932 struct bcm_sf2_priv *priv = ds_to_priv(ds);
933 struct device_node *dn;
934 void __iomem **base;
935 unsigned int port;
936 unsigned int i;
937 u32 reg, rev;
938 int ret;
939
940 spin_lock_init(&priv->indir_lock);
941 mutex_init(&priv->stats_mutex);
942
943 /* All the interesting properties are at the parent device_node
944 * level
945 */
946 dn = ds->pd->of_node->parent;
947 bcm_sf2_identify_ports(priv, ds->pd->of_node);
948
949 priv->irq0 = irq_of_parse_and_map(dn, 0);
950 priv->irq1 = irq_of_parse_and_map(dn, 1);
951
952 base = &priv->core;
953 for (i = 0; i < BCM_SF2_REGS_NUM; i++) {
954 *base = of_iomap(dn, i);
955 if (*base == NULL) {
956 pr_err("unable to find register: %s\n", reg_names[i]);
957 ret = -ENOMEM;
958 goto out_unmap;
959 }
960 base++;
961 }
962
963 ret = bcm_sf2_sw_rst(priv);
964 if (ret) {
965 pr_err("unable to software reset switch: %d\n", ret);
966 goto out_unmap;
967 }
968
969 /* Disable all interrupts and request them */
970 bcm_sf2_intr_disable(priv);
971
972 ret = request_irq(priv->irq0, bcm_sf2_switch_0_isr, 0,
973 "switch_0", priv);
974 if (ret < 0) {
975 pr_err("failed to request switch_0 IRQ\n");
976 goto out_unmap;
977 }
978
979 ret = request_irq(priv->irq1, bcm_sf2_switch_1_isr, 0,
980 "switch_1", priv);
981 if (ret < 0) {
982 pr_err("failed to request switch_1 IRQ\n");
983 goto out_free_irq0;
984 }
985
986 /* Reset the MIB counters */
987 reg = core_readl(priv, CORE_GMNCFGCFG);
988 reg |= RST_MIB_CNT;
989 core_writel(priv, reg, CORE_GMNCFGCFG);
990 reg &= ~RST_MIB_CNT;
991 core_writel(priv, reg, CORE_GMNCFGCFG);
992
993 /* Get the maximum number of ports for this switch */
994 priv->hw_params.num_ports = core_readl(priv, CORE_IMP0_PRT_ID) + 1;
995 if (priv->hw_params.num_ports > DSA_MAX_PORTS)
996 priv->hw_params.num_ports = DSA_MAX_PORTS;
997
998 /* Assume a single GPHY setup if we can't read that property */
999 if (of_property_read_u32(dn, "brcm,num-gphy",
1000 &priv->hw_params.num_gphy))
1001 priv->hw_params.num_gphy = 1;
1002
1003 /* Enable all valid ports and disable those unused */
1004 for (port = 0; port < priv->hw_params.num_ports; port++) {
1005 /* IMP port receives special treatment */
1006 if ((1 << port) & ds->phys_port_mask)
1007 bcm_sf2_port_setup(ds, port, NULL);
1008 else if (dsa_is_cpu_port(ds, port))
1009 bcm_sf2_imp_setup(ds, port);
1010 else
1011 bcm_sf2_port_disable(ds, port, NULL);
1012 }
1013
1014 /* Include the pseudo-PHY address and the broadcast PHY address to
1015 * divert reads towards our workaround. This is only required for
1016 * 7445D0, since 7445E0 disconnects the internal switch pseudo-PHY such
1017 * that we can use the regular SWITCH_MDIO master controller instead.
1018 *
1019 * By default, DSA initializes ds->phys_mii_mask to ds->phys_port_mask
1020 * to have a 1:1 mapping between Port address and PHY address in order
1021 * to utilize the slave_mii_bus instance to read from Port PHYs. This is
1022 * not what we want here, so we initialize phys_mii_mask 0 to always
1023 * utilize the "master" MDIO bus backed by the "mdio-unimac" driver.
1024 */
1025 if (of_machine_is_compatible("brcm,bcm7445d0"))
1026 ds->phys_mii_mask |= ((1 << BRCM_PSEUDO_PHY_ADDR) | (1 << 0));
1027 else
1028 ds->phys_mii_mask = 0;
1029
1030 rev = reg_readl(priv, REG_SWITCH_REVISION);
1031 priv->hw_params.top_rev = (rev >> SWITCH_TOP_REV_SHIFT) &
1032 SWITCH_TOP_REV_MASK;
1033 priv->hw_params.core_rev = (rev & SF2_REV_MASK);
1034
1035 rev = reg_readl(priv, REG_PHY_REVISION);
1036 priv->hw_params.gphy_rev = rev & PHY_REVISION_MASK;
1037
1038 pr_info("Starfighter 2 top: %x.%02x, core: %x.%02x base: 0x%p, IRQs: %d, %d\n",
1039 priv->hw_params.top_rev >> 8, priv->hw_params.top_rev & 0xff,
1040 priv->hw_params.core_rev >> 8, priv->hw_params.core_rev & 0xff,
1041 priv->core, priv->irq0, priv->irq1);
1042
1043 return 0;
1044
1045out_free_irq0:
1046 free_irq(priv->irq0, priv);
1047out_unmap:
1048 base = &priv->core;
1049 for (i = 0; i < BCM_SF2_REGS_NUM; i++) {
1050 if (*base)
1051 iounmap(*base);
1052 base++;
1053 }
1054 return ret;
1055}
1056
1057static int bcm_sf2_sw_set_addr(struct dsa_switch *ds, u8 *addr)
1058{
1059 return 0;
1060}
1061
1062static u32 bcm_sf2_sw_get_phy_flags(struct dsa_switch *ds, int port)
1063{
1064 struct bcm_sf2_priv *priv = ds_to_priv(ds);
1065
1066 /* The BCM7xxx PHY driver expects to find the integrated PHY revision
1067 * in bits 15:8 and the patch level in bits 7:0 which is exactly what
1068 * the REG_PHY_REVISION register layout is.
1069 */
1070
1071 return priv->hw_params.gphy_rev;
1072}
1073
1074static int bcm_sf2_sw_indir_rw(struct dsa_switch *ds, int op, int addr,
1075 int regnum, u16 val)
1076{
1077 struct bcm_sf2_priv *priv = ds_to_priv(ds);
1078 int ret = 0;
1079 u32 reg;
1080
1081 reg = reg_readl(priv, REG_SWITCH_CNTRL);
1082 reg |= MDIO_MASTER_SEL;
1083 reg_writel(priv, reg, REG_SWITCH_CNTRL);
1084
1085 /* Page << 8 | offset */
1086 reg = 0x70;
1087 reg <<= 2;
1088 core_writel(priv, addr, reg);
1089
1090 /* Page << 8 | offset */
1091 reg = 0x80 << 8 | regnum << 1;
1092 reg <<= 2;
1093
1094 if (op)
1095 ret = core_readl(priv, reg);
1096 else
1097 core_writel(priv, val, reg);
1098
1099 reg = reg_readl(priv, REG_SWITCH_CNTRL);
1100 reg &= ~MDIO_MASTER_SEL;
1101 reg_writel(priv, reg, REG_SWITCH_CNTRL);
1102
1103 return ret & 0xffff;
1104}
1105
1106static int bcm_sf2_sw_phy_read(struct dsa_switch *ds, int addr, int regnum)
1107{
1108 /* Intercept reads from the MDIO broadcast address or Broadcom
1109 * pseudo-PHY address
1110 */
1111 switch (addr) {
1112 case 0:
1113 case BRCM_PSEUDO_PHY_ADDR:
1114 return bcm_sf2_sw_indir_rw(ds, 1, addr, regnum, 0);
1115 default:
1116 return 0xffff;
1117 }
1118}
1119
1120static int bcm_sf2_sw_phy_write(struct dsa_switch *ds, int addr, int regnum,
1121 u16 val)
1122{
1123 /* Intercept writes to the MDIO broadcast address or Broadcom
1124 * pseudo-PHY address
1125 */
1126 switch (addr) {
1127 case 0:
1128 case BRCM_PSEUDO_PHY_ADDR:
1129 bcm_sf2_sw_indir_rw(ds, 0, addr, regnum, val);
1130 break;
1131 }
1132
1133 return 0;
1134}
1135
1136static void bcm_sf2_sw_adjust_link(struct dsa_switch *ds, int port,
1137 struct phy_device *phydev)
1138{
1139 struct bcm_sf2_priv *priv = ds_to_priv(ds);
1140 u32 id_mode_dis = 0, port_mode;
1141 const char *str = NULL;
1142 u32 reg;
1143
1144 switch (phydev->interface) {
1145 case PHY_INTERFACE_MODE_RGMII:
1146 str = "RGMII (no delay)";
1147 id_mode_dis = 1;
1148 case PHY_INTERFACE_MODE_RGMII_TXID:
1149 if (!str)
1150 str = "RGMII (TX delay)";
1151 port_mode = EXT_GPHY;
1152 break;
1153 case PHY_INTERFACE_MODE_MII:
1154 str = "MII";
1155 port_mode = EXT_EPHY;
1156 break;
1157 case PHY_INTERFACE_MODE_REVMII:
1158 str = "Reverse MII";
1159 port_mode = EXT_REVMII;
1160 break;
1161 default:
1162 /* All other PHYs: internal and MoCA */
1163 goto force_link;
1164 }
1165
1166 /* If the link is down, just disable the interface to conserve power */
1167 if (!phydev->link) {
1168 reg = reg_readl(priv, REG_RGMII_CNTRL_P(port));
1169 reg &= ~RGMII_MODE_EN;
1170 reg_writel(priv, reg, REG_RGMII_CNTRL_P(port));
1171 goto force_link;
1172 }
1173
1174 /* Clear id_mode_dis bit, and the existing port mode, but
1175 * make sure we enable the RGMII block for data to pass
1176 */
1177 reg = reg_readl(priv, REG_RGMII_CNTRL_P(port));
1178 reg &= ~ID_MODE_DIS;
1179 reg &= ~(PORT_MODE_MASK << PORT_MODE_SHIFT);
1180 reg &= ~(RX_PAUSE_EN | TX_PAUSE_EN);
1181
1182 reg |= port_mode | RGMII_MODE_EN;
1183 if (id_mode_dis)
1184 reg |= ID_MODE_DIS;
1185
1186 if (phydev->pause) {
1187 if (phydev->asym_pause)
1188 reg |= TX_PAUSE_EN;
1189 reg |= RX_PAUSE_EN;
1190 }
1191
1192 reg_writel(priv, reg, REG_RGMII_CNTRL_P(port));
1193
1194 pr_info("Port %d configured for %s\n", port, str);
1195
1196force_link:
1197 /* Force link settings detected from the PHY */
1198 reg = SW_OVERRIDE;
1199 switch (phydev->speed) {
1200 case SPEED_1000:
1201 reg |= SPDSTS_1000 << SPEED_SHIFT;
1202 break;
1203 case SPEED_100:
1204 reg |= SPDSTS_100 << SPEED_SHIFT;
1205 break;
1206 }
1207
1208 if (phydev->link)
1209 reg |= LINK_STS;
1210 if (phydev->duplex == DUPLEX_FULL)
1211 reg |= DUPLX_MODE;
1212
1213 core_writel(priv, reg, CORE_STS_OVERRIDE_GMIIP_PORT(port));
1214}
1215
1216static void bcm_sf2_sw_fixed_link_update(struct dsa_switch *ds, int port,
1217 struct fixed_phy_status *status)
1218{
1219 struct bcm_sf2_priv *priv = ds_to_priv(ds);
1220 u32 duplex, pause;
1221 u32 reg;
1222
1223 duplex = core_readl(priv, CORE_DUPSTS);
1224 pause = core_readl(priv, CORE_PAUSESTS);
1225
1226 status->link = 0;
1227
1228 /* MoCA port is special as we do not get link status from CORE_LNKSTS,
1229 * which means that we need to force the link at the port override
1230 * level to get the data to flow. We do use what the interrupt handler
1231 * did determine before.
1232 *
1233 * For the other ports, we just force the link status, since this is
1234 * a fixed PHY device.
1235 */
1236 if (port == priv->moca_port) {
1237 status->link = priv->port_sts[port].link;
1238 /* For MoCA interfaces, also force a link down notification
1239 * since some version of the user-space daemon (mocad) use
1240 * cmd->autoneg to force the link, which messes up the PHY
1241 * state machine and make it go in PHY_FORCING state instead.
1242 */
1243 if (!status->link)
1244 netif_carrier_off(ds->ports[port]);
1245 status->duplex = 1;
1246 } else {
1247 status->link = 1;
1248 status->duplex = !!(duplex & (1 << port));
1249 }
1250
1251 reg = core_readl(priv, CORE_STS_OVERRIDE_GMIIP_PORT(port));
1252 reg |= SW_OVERRIDE;
1253 if (status->link)
1254 reg |= LINK_STS;
1255 else
1256 reg &= ~LINK_STS;
1257 core_writel(priv, reg, CORE_STS_OVERRIDE_GMIIP_PORT(port));
1258
1259 if ((pause & (1 << port)) &&
1260 (pause & (1 << (port + PAUSESTS_TX_PAUSE_SHIFT)))) {
1261 status->asym_pause = 1;
1262 status->pause = 1;
1263 }
1264
1265 if (pause & (1 << port))
1266 status->pause = 1;
1267}
1268
1269static int bcm_sf2_sw_suspend(struct dsa_switch *ds)
1270{
1271 struct bcm_sf2_priv *priv = ds_to_priv(ds);
1272 unsigned int port;
1273
1274 bcm_sf2_intr_disable(priv);
1275
1276 /* Disable all ports physically present including the IMP
1277 * port, the other ones have already been disabled during
1278 * bcm_sf2_sw_setup
1279 */
1280 for (port = 0; port < DSA_MAX_PORTS; port++) {
1281 if ((1 << port) & ds->phys_port_mask ||
1282 dsa_is_cpu_port(ds, port))
1283 bcm_sf2_port_disable(ds, port, NULL);
1284 }
1285
1286 return 0;
1287}
1288
1289static int bcm_sf2_sw_resume(struct dsa_switch *ds)
1290{
1291 struct bcm_sf2_priv *priv = ds_to_priv(ds);
1292 unsigned int port;
1293 int ret;
1294
1295 ret = bcm_sf2_sw_rst(priv);
1296 if (ret) {
1297 pr_err("%s: failed to software reset switch\n", __func__);
1298 return ret;
1299 }
1300
1301 if (priv->hw_params.num_gphy == 1)
1302 bcm_sf2_gphy_enable_set(ds, true);
1303
1304 for (port = 0; port < DSA_MAX_PORTS; port++) {
1305 if ((1 << port) & ds->phys_port_mask)
1306 bcm_sf2_port_setup(ds, port, NULL);
1307 else if (dsa_is_cpu_port(ds, port))
1308 bcm_sf2_imp_setup(ds, port);
1309 }
1310
1311 return 0;
1312}
1313
1314static void bcm_sf2_sw_get_wol(struct dsa_switch *ds, int port,
1315 struct ethtool_wolinfo *wol)
1316{
1317 struct net_device *p = ds->dst[ds->index].master_netdev;
1318 struct bcm_sf2_priv *priv = ds_to_priv(ds);
1319 struct ethtool_wolinfo pwol;
1320
1321 /* Get the parent device WoL settings */
1322 p->ethtool_ops->get_wol(p, &pwol);
1323
1324 /* Advertise the parent device supported settings */
1325 wol->supported = pwol.supported;
1326 memset(&wol->sopass, 0, sizeof(wol->sopass));
1327
1328 if (pwol.wolopts & WAKE_MAGICSECURE)
1329 memcpy(&wol->sopass, pwol.sopass, sizeof(wol->sopass));
1330
1331 if (priv->wol_ports_mask & (1 << port))
1332 wol->wolopts = pwol.wolopts;
1333 else
1334 wol->wolopts = 0;
1335}
1336
1337static int bcm_sf2_sw_set_wol(struct dsa_switch *ds, int port,
1338 struct ethtool_wolinfo *wol)
1339{
1340 struct net_device *p = ds->dst[ds->index].master_netdev;
1341 struct bcm_sf2_priv *priv = ds_to_priv(ds);
1342 s8 cpu_port = ds->dst[ds->index].cpu_port;
1343 struct ethtool_wolinfo pwol;
1344
1345 p->ethtool_ops->get_wol(p, &pwol);
1346 if (wol->wolopts & ~pwol.supported)
1347 return -EINVAL;
1348
1349 if (wol->wolopts)
1350 priv->wol_ports_mask |= (1 << port);
1351 else
1352 priv->wol_ports_mask &= ~(1 << port);
1353
1354 /* If we have at least one port enabled, make sure the CPU port
1355 * is also enabled. If the CPU port is the last one enabled, we disable
1356 * it since this configuration does not make sense.
1357 */
1358 if (priv->wol_ports_mask && priv->wol_ports_mask != (1 << cpu_port))
1359 priv->wol_ports_mask |= (1 << cpu_port);
1360 else
1361 priv->wol_ports_mask &= ~(1 << cpu_port);
1362
1363 return p->ethtool_ops->set_wol(p, wol);
1364}
1365
1366static struct dsa_switch_driver bcm_sf2_switch_driver = {
1367 .tag_protocol = DSA_TAG_PROTO_BRCM,
1368 .priv_size = sizeof(struct bcm_sf2_priv),
1369 .probe = bcm_sf2_sw_probe,
1370 .setup = bcm_sf2_sw_setup,
1371 .set_addr = bcm_sf2_sw_set_addr,
1372 .get_phy_flags = bcm_sf2_sw_get_phy_flags,
1373 .phy_read = bcm_sf2_sw_phy_read,
1374 .phy_write = bcm_sf2_sw_phy_write,
1375 .get_strings = bcm_sf2_sw_get_strings,
1376 .get_ethtool_stats = bcm_sf2_sw_get_ethtool_stats,
1377 .get_sset_count = bcm_sf2_sw_get_sset_count,
1378 .adjust_link = bcm_sf2_sw_adjust_link,
1379 .fixed_link_update = bcm_sf2_sw_fixed_link_update,
1380 .suspend = bcm_sf2_sw_suspend,
1381 .resume = bcm_sf2_sw_resume,
1382 .get_wol = bcm_sf2_sw_get_wol,
1383 .set_wol = bcm_sf2_sw_set_wol,
1384 .port_enable = bcm_sf2_port_setup,
1385 .port_disable = bcm_sf2_port_disable,
1386 .get_eee = bcm_sf2_sw_get_eee,
1387 .set_eee = bcm_sf2_sw_set_eee,
1388 .port_bridge_join = bcm_sf2_sw_br_join,
1389 .port_bridge_leave = bcm_sf2_sw_br_leave,
1390 .port_stp_update = bcm_sf2_sw_br_set_stp_state,
1391 .port_fdb_prepare = bcm_sf2_sw_fdb_prepare,
1392 .port_fdb_add = bcm_sf2_sw_fdb_add,
1393 .port_fdb_del = bcm_sf2_sw_fdb_del,
1394 .port_fdb_dump = bcm_sf2_sw_fdb_dump,
1395};
1396
1397static int __init bcm_sf2_init(void)
1398{
1399 register_switch_driver(&bcm_sf2_switch_driver);
1400
1401 return 0;
1402}
1403module_init(bcm_sf2_init);
1404
1405static void __exit bcm_sf2_exit(void)
1406{
1407 unregister_switch_driver(&bcm_sf2_switch_driver);
1408}
1409module_exit(bcm_sf2_exit);
1410
1411MODULE_AUTHOR("Broadcom Corporation");
1412MODULE_DESCRIPTION("Driver for Broadcom Starfighter 2 ethernet switch chip");
1413MODULE_LICENSE("GPL");
1414MODULE_ALIAS("platform:brcm-sf2");