Loading...
1/*
2 * This file is subject to the terms and conditions of the GNU General Public
3 * License. See the file "COPYING" in the main directory of this archive
4 * for more details.
5 *
6 * Copyright (C) 2003, 04, 07 Ralf Baechle <ralf@linux-mips.org>
7 * Copyright (C) MIPS Technologies, Inc.
8 * written by Ralf Baechle <ralf@linux-mips.org>
9 */
10#ifndef _ASM_HAZARDS_H
11#define _ASM_HAZARDS_H
12
13#include <linux/stringify.h>
14#include <asm/compiler.h>
15
16#define ___ssnop \
17 sll $0, $0, 1
18
19#define ___ehb \
20 sll $0, $0, 3
21
22/*
23 * TLB hazards
24 */
25#if (defined(CONFIG_CPU_MIPSR2) || defined(CONFIG_CPU_MIPSR5) || \
26 defined(CONFIG_CPU_MIPSR6)) && \
27 !defined(CONFIG_CPU_CAVIUM_OCTEON) && !defined(CONFIG_CPU_LOONGSON64)
28
29/*
30 * MIPSR2 defines ehb for hazard avoidance
31 */
32
33#define __mtc0_tlbw_hazard \
34 ___ehb
35
36#define __mtc0_tlbr_hazard \
37 ___ehb
38
39#define __tlbw_use_hazard \
40 ___ehb
41
42#define __tlb_read_hazard \
43 ___ehb
44
45#define __tlb_probe_hazard \
46 ___ehb
47
48#define __irq_enable_hazard \
49 ___ehb
50
51#define __irq_disable_hazard \
52 ___ehb
53
54#define __back_to_back_c0_hazard \
55 ___ehb
56
57/*
58 * gcc has a tradition of misscompiling the previous construct using the
59 * address of a label as argument to inline assembler. Gas otoh has the
60 * annoying difference between la and dla which are only usable for 32-bit
61 * rsp. 64-bit code, so can't be used without conditional compilation.
62 * The alternative is switching the assembler to 64-bit code which happens
63 * to work right even for 32-bit code...
64 */
65#define instruction_hazard() \
66do { \
67 unsigned long tmp; \
68 \
69 __asm__ __volatile__( \
70 " .set push \n" \
71 " .set "MIPS_ISA_LEVEL" \n" \
72 " dla %0, 1f \n" \
73 " jr.hb %0 \n" \
74 " .set pop \n" \
75 "1: \n" \
76 : "=r" (tmp)); \
77} while (0)
78
79#elif (defined(CONFIG_CPU_MIPSR1) && !defined(CONFIG_MIPS_ALCHEMY)) || \
80 defined(CONFIG_CPU_BMIPS)
81
82/*
83 * These are slightly complicated by the fact that we guarantee R1 kernels to
84 * run fine on R2 processors.
85 */
86
87#define __mtc0_tlbw_hazard \
88 ___ssnop; \
89 ___ssnop; \
90 ___ehb
91
92#define __mtc0_tlbr_hazard \
93 ___ssnop; \
94 ___ssnop; \
95 ___ehb
96
97#define __tlbw_use_hazard \
98 ___ssnop; \
99 ___ssnop; \
100 ___ssnop; \
101 ___ehb
102
103#define __tlb_read_hazard \
104 ___ssnop; \
105 ___ssnop; \
106 ___ssnop; \
107 ___ehb
108
109#define __tlb_probe_hazard \
110 ___ssnop; \
111 ___ssnop; \
112 ___ssnop; \
113 ___ehb
114
115#define __irq_enable_hazard \
116 ___ssnop; \
117 ___ssnop; \
118 ___ssnop; \
119 ___ehb
120
121#define __irq_disable_hazard \
122 ___ssnop; \
123 ___ssnop; \
124 ___ssnop; \
125 ___ehb
126
127#define __back_to_back_c0_hazard \
128 ___ssnop; \
129 ___ssnop; \
130 ___ssnop; \
131 ___ehb
132
133/*
134 * gcc has a tradition of misscompiling the previous construct using the
135 * address of a label as argument to inline assembler. Gas otoh has the
136 * annoying difference between la and dla which are only usable for 32-bit
137 * rsp. 64-bit code, so can't be used without conditional compilation.
138 * The alternative is switching the assembler to 64-bit code which happens
139 * to work right even for 32-bit code...
140 */
141#define __instruction_hazard() \
142do { \
143 unsigned long tmp; \
144 \
145 __asm__ __volatile__( \
146 " .set push \n" \
147 " .set mips64r2 \n" \
148 " dla %0, 1f \n" \
149 " jr.hb %0 \n" \
150 " .set pop \n" \
151 "1: \n" \
152 : "=r" (tmp)); \
153} while (0)
154
155#define instruction_hazard() \
156do { \
157 if (cpu_has_mips_r2_r6) \
158 __instruction_hazard(); \
159} while (0)
160
161#elif defined(CONFIG_MIPS_ALCHEMY) || defined(CONFIG_CPU_CAVIUM_OCTEON) || \
162 defined(CONFIG_CPU_LOONGSON2EF) || defined(CONFIG_CPU_LOONGSON64) || \
163 defined(CONFIG_CPU_R10000) || defined(CONFIG_CPU_R5500)
164
165/*
166 * R10000 rocks - all hazards handled in hardware, so this becomes a nobrainer.
167 */
168
169#define __mtc0_tlbw_hazard
170
171#define __mtc0_tlbr_hazard
172
173#define __tlbw_use_hazard
174
175#define __tlb_read_hazard
176
177#define __tlb_probe_hazard
178
179#define __irq_enable_hazard
180
181#define __irq_disable_hazard
182
183#define __back_to_back_c0_hazard
184
185#define instruction_hazard() do { } while (0)
186
187#elif defined(CONFIG_CPU_SB1)
188
189/*
190 * Mostly like R4000 for historic reasons
191 */
192#define __mtc0_tlbw_hazard
193
194#define __mtc0_tlbr_hazard
195
196#define __tlbw_use_hazard
197
198#define __tlb_read_hazard
199
200#define __tlb_probe_hazard
201
202#define __irq_enable_hazard
203
204#define __irq_disable_hazard \
205 ___ssnop; \
206 ___ssnop; \
207 ___ssnop
208
209#define __back_to_back_c0_hazard
210
211#define instruction_hazard() do { } while (0)
212
213#else
214
215/*
216 * Finally the catchall case for all other processors including R4000, R4400,
217 * R4600, R4700, R5000, RM7000, NEC VR41xx etc.
218 *
219 * The taken branch will result in a two cycle penalty for the two killed
220 * instructions on R4000 / R4400. Other processors only have a single cycle
221 * hazard so this is nice trick to have an optimal code for a range of
222 * processors.
223 */
224#define __mtc0_tlbw_hazard \
225 nop; \
226 nop
227
228#define __mtc0_tlbr_hazard \
229 nop; \
230 nop
231
232#define __tlbw_use_hazard \
233 nop; \
234 nop; \
235 nop
236
237#define __tlb_read_hazard \
238 nop; \
239 nop; \
240 nop
241
242#define __tlb_probe_hazard \
243 nop; \
244 nop; \
245 nop
246
247#define __irq_enable_hazard \
248 ___ssnop; \
249 ___ssnop; \
250 ___ssnop
251
252#define __irq_disable_hazard \
253 nop; \
254 nop; \
255 nop
256
257#define __back_to_back_c0_hazard \
258 ___ssnop; \
259 ___ssnop; \
260 ___ssnop
261
262#define instruction_hazard() do { } while (0)
263
264#endif
265
266
267/* FPU hazards */
268
269#if defined(CONFIG_CPU_SB1)
270
271#define __enable_fpu_hazard \
272 .set push; \
273 .set mips64; \
274 .set noreorder; \
275 ___ssnop; \
276 bnezl $0, .+4; \
277 ___ssnop; \
278 .set pop
279
280#define __disable_fpu_hazard
281
282#elif defined(CONFIG_CPU_MIPSR2) || defined(CONFIG_CPU_MIPSR5) || \
283 defined(CONFIG_CPU_MIPSR6)
284
285#define __enable_fpu_hazard \
286 ___ehb
287
288#define __disable_fpu_hazard \
289 ___ehb
290
291#else
292
293#define __enable_fpu_hazard \
294 nop; \
295 nop; \
296 nop; \
297 nop
298
299#define __disable_fpu_hazard \
300 ___ehb
301
302#endif
303
304#ifdef __ASSEMBLY__
305
306#define _ssnop ___ssnop
307#define _ehb ___ehb
308#define mtc0_tlbw_hazard __mtc0_tlbw_hazard
309#define mtc0_tlbr_hazard __mtc0_tlbr_hazard
310#define tlbw_use_hazard __tlbw_use_hazard
311#define tlb_read_hazard __tlb_read_hazard
312#define tlb_probe_hazard __tlb_probe_hazard
313#define irq_enable_hazard __irq_enable_hazard
314#define irq_disable_hazard __irq_disable_hazard
315#define back_to_back_c0_hazard __back_to_back_c0_hazard
316#define enable_fpu_hazard __enable_fpu_hazard
317#define disable_fpu_hazard __disable_fpu_hazard
318
319#else
320
321#define _ssnop() \
322do { \
323 __asm__ __volatile__( \
324 __stringify(___ssnop) \
325 ); \
326} while (0)
327
328#define _ehb() \
329do { \
330 __asm__ __volatile__( \
331 __stringify(___ehb) \
332 ); \
333} while (0)
334
335
336#define mtc0_tlbw_hazard() \
337do { \
338 __asm__ __volatile__( \
339 __stringify(__mtc0_tlbw_hazard) \
340 ); \
341} while (0)
342
343
344#define mtc0_tlbr_hazard() \
345do { \
346 __asm__ __volatile__( \
347 __stringify(__mtc0_tlbr_hazard) \
348 ); \
349} while (0)
350
351
352#define tlbw_use_hazard() \
353do { \
354 __asm__ __volatile__( \
355 __stringify(__tlbw_use_hazard) \
356 ); \
357} while (0)
358
359
360#define tlb_read_hazard() \
361do { \
362 __asm__ __volatile__( \
363 __stringify(__tlb_read_hazard) \
364 ); \
365} while (0)
366
367
368#define tlb_probe_hazard() \
369do { \
370 __asm__ __volatile__( \
371 __stringify(__tlb_probe_hazard) \
372 ); \
373} while (0)
374
375
376#define irq_enable_hazard() \
377do { \
378 __asm__ __volatile__( \
379 __stringify(__irq_enable_hazard) \
380 ); \
381} while (0)
382
383
384#define irq_disable_hazard() \
385do { \
386 __asm__ __volatile__( \
387 __stringify(__irq_disable_hazard) \
388 ); \
389} while (0)
390
391
392#define back_to_back_c0_hazard() \
393do { \
394 __asm__ __volatile__( \
395 __stringify(__back_to_back_c0_hazard) \
396 ); \
397} while (0)
398
399
400#define enable_fpu_hazard() \
401do { \
402 __asm__ __volatile__( \
403 __stringify(__enable_fpu_hazard) \
404 ); \
405} while (0)
406
407
408#define disable_fpu_hazard() \
409do { \
410 __asm__ __volatile__( \
411 __stringify(__disable_fpu_hazard) \
412 ); \
413} while (0)
414
415/*
416 * MIPS R2 instruction hazard barrier. Needs to be called as a subroutine.
417 */
418extern void mips_ihb(void);
419
420#endif /* __ASSEMBLY__ */
421
422#endif /* _ASM_HAZARDS_H */
1/*
2 * This file is subject to the terms and conditions of the GNU General Public
3 * License. See the file "COPYING" in the main directory of this archive
4 * for more details.
5 *
6 * Copyright (C) 2003, 04, 07 Ralf Baechle <ralf@linux-mips.org>
7 * Copyright (C) MIPS Technologies, Inc.
8 * written by Ralf Baechle <ralf@linux-mips.org>
9 */
10#ifndef _ASM_HAZARDS_H
11#define _ASM_HAZARDS_H
12
13#include <linux/stringify.h>
14#include <asm/compiler.h>
15
16#define ___ssnop \
17 sll $0, $0, 1
18
19#define ___ehb \
20 sll $0, $0, 3
21
22/*
23 * TLB hazards
24 */
25#if (defined(CONFIG_CPU_MIPSR2) || defined(CONFIG_CPU_MIPSR6)) && \
26 !defined(CONFIG_CPU_CAVIUM_OCTEON) && !defined(CONFIG_LOONGSON3_ENHANCEMENT)
27
28/*
29 * MIPSR2 defines ehb for hazard avoidance
30 */
31
32#define __mtc0_tlbw_hazard \
33 ___ehb
34
35#define __mtc0_tlbr_hazard \
36 ___ehb
37
38#define __tlbw_use_hazard \
39 ___ehb
40
41#define __tlb_read_hazard \
42 ___ehb
43
44#define __tlb_probe_hazard \
45 ___ehb
46
47#define __irq_enable_hazard \
48 ___ehb
49
50#define __irq_disable_hazard \
51 ___ehb
52
53#define __back_to_back_c0_hazard \
54 ___ehb
55
56/*
57 * gcc has a tradition of misscompiling the previous construct using the
58 * address of a label as argument to inline assembler. Gas otoh has the
59 * annoying difference between la and dla which are only usable for 32-bit
60 * rsp. 64-bit code, so can't be used without conditional compilation.
61 * The alternative is switching the assembler to 64-bit code which happens
62 * to work right even for 32-bit code...
63 */
64#define instruction_hazard() \
65do { \
66 unsigned long tmp; \
67 \
68 __asm__ __volatile__( \
69 " .set "MIPS_ISA_LEVEL" \n" \
70 " dla %0, 1f \n" \
71 " jr.hb %0 \n" \
72 " .set mips0 \n" \
73 "1: \n" \
74 : "=r" (tmp)); \
75} while (0)
76
77#elif (defined(CONFIG_CPU_MIPSR1) && !defined(CONFIG_MIPS_ALCHEMY)) || \
78 defined(CONFIG_CPU_BMIPS)
79
80/*
81 * These are slightly complicated by the fact that we guarantee R1 kernels to
82 * run fine on R2 processors.
83 */
84
85#define __mtc0_tlbw_hazard \
86 ___ssnop; \
87 ___ssnop; \
88 ___ehb
89
90#define __mtc0_tlbr_hazard \
91 ___ssnop; \
92 ___ssnop; \
93 ___ehb
94
95#define __tlbw_use_hazard \
96 ___ssnop; \
97 ___ssnop; \
98 ___ssnop; \
99 ___ehb
100
101#define __tlb_read_hazard \
102 ___ssnop; \
103 ___ssnop; \
104 ___ssnop; \
105 ___ehb
106
107#define __tlb_probe_hazard \
108 ___ssnop; \
109 ___ssnop; \
110 ___ssnop; \
111 ___ehb
112
113#define __irq_enable_hazard \
114 ___ssnop; \
115 ___ssnop; \
116 ___ssnop; \
117 ___ehb
118
119#define __irq_disable_hazard \
120 ___ssnop; \
121 ___ssnop; \
122 ___ssnop; \
123 ___ehb
124
125#define __back_to_back_c0_hazard \
126 ___ssnop; \
127 ___ssnop; \
128 ___ssnop; \
129 ___ehb
130
131/*
132 * gcc has a tradition of misscompiling the previous construct using the
133 * address of a label as argument to inline assembler. Gas otoh has the
134 * annoying difference between la and dla which are only usable for 32-bit
135 * rsp. 64-bit code, so can't be used without conditional compilation.
136 * The alternative is switching the assembler to 64-bit code which happens
137 * to work right even for 32-bit code...
138 */
139#define __instruction_hazard() \
140do { \
141 unsigned long tmp; \
142 \
143 __asm__ __volatile__( \
144 " .set mips64r2 \n" \
145 " dla %0, 1f \n" \
146 " jr.hb %0 \n" \
147 " .set mips0 \n" \
148 "1: \n" \
149 : "=r" (tmp)); \
150} while (0)
151
152#define instruction_hazard() \
153do { \
154 if (cpu_has_mips_r2_r6) \
155 __instruction_hazard(); \
156} while (0)
157
158#elif defined(CONFIG_MIPS_ALCHEMY) || defined(CONFIG_CPU_CAVIUM_OCTEON) || \
159 defined(CONFIG_CPU_LOONGSON2) || defined(CONFIG_LOONGSON3_ENHANCEMENT) || \
160 defined(CONFIG_CPU_R10000) || defined(CONFIG_CPU_R5500) || defined(CONFIG_CPU_XLR)
161
162/*
163 * R10000 rocks - all hazards handled in hardware, so this becomes a nobrainer.
164 */
165
166#define __mtc0_tlbw_hazard
167
168#define __mtc0_tlbr_hazard
169
170#define __tlbw_use_hazard
171
172#define __tlb_read_hazard
173
174#define __tlb_probe_hazard
175
176#define __irq_enable_hazard
177
178#define __irq_disable_hazard
179
180#define __back_to_back_c0_hazard
181
182#define instruction_hazard() do { } while (0)
183
184#elif defined(CONFIG_CPU_SB1)
185
186/*
187 * Mostly like R4000 for historic reasons
188 */
189#define __mtc0_tlbw_hazard
190
191#define __mtc0_tlbr_hazard
192
193#define __tlbw_use_hazard
194
195#define __tlb_read_hazard
196
197#define __tlb_probe_hazard
198
199#define __irq_enable_hazard
200
201#define __irq_disable_hazard \
202 ___ssnop; \
203 ___ssnop; \
204 ___ssnop
205
206#define __back_to_back_c0_hazard
207
208#define instruction_hazard() do { } while (0)
209
210#else
211
212/*
213 * Finally the catchall case for all other processors including R4000, R4400,
214 * R4600, R4700, R5000, RM7000, NEC VR41xx etc.
215 *
216 * The taken branch will result in a two cycle penalty for the two killed
217 * instructions on R4000 / R4400. Other processors only have a single cycle
218 * hazard so this is nice trick to have an optimal code for a range of
219 * processors.
220 */
221#define __mtc0_tlbw_hazard \
222 nop; \
223 nop
224
225#define __mtc0_tlbr_hazard \
226 nop; \
227 nop
228
229#define __tlbw_use_hazard \
230 nop; \
231 nop; \
232 nop
233
234#define __tlb_read_hazard \
235 nop; \
236 nop; \
237 nop
238
239#define __tlb_probe_hazard \
240 nop; \
241 nop; \
242 nop
243
244#define __irq_enable_hazard \
245 ___ssnop; \
246 ___ssnop; \
247 ___ssnop
248
249#define __irq_disable_hazard \
250 nop; \
251 nop; \
252 nop
253
254#define __back_to_back_c0_hazard \
255 ___ssnop; \
256 ___ssnop; \
257 ___ssnop
258
259#define instruction_hazard() do { } while (0)
260
261#endif
262
263
264/* FPU hazards */
265
266#if defined(CONFIG_CPU_SB1)
267
268#define __enable_fpu_hazard \
269 .set push; \
270 .set mips64; \
271 .set noreorder; \
272 ___ssnop; \
273 bnezl $0, .+4; \
274 ___ssnop; \
275 .set pop
276
277#define __disable_fpu_hazard
278
279#elif defined(CONFIG_CPU_MIPSR2) || defined(CONFIG_CPU_MIPSR6)
280
281#define __enable_fpu_hazard \
282 ___ehb
283
284#define __disable_fpu_hazard \
285 ___ehb
286
287#else
288
289#define __enable_fpu_hazard \
290 nop; \
291 nop; \
292 nop; \
293 nop
294
295#define __disable_fpu_hazard \
296 ___ehb
297
298#endif
299
300#ifdef __ASSEMBLY__
301
302#define _ssnop ___ssnop
303#define _ehb ___ehb
304#define mtc0_tlbw_hazard __mtc0_tlbw_hazard
305#define mtc0_tlbr_hazard __mtc0_tlbr_hazard
306#define tlbw_use_hazard __tlbw_use_hazard
307#define tlb_read_hazard __tlb_read_hazard
308#define tlb_probe_hazard __tlb_probe_hazard
309#define irq_enable_hazard __irq_enable_hazard
310#define irq_disable_hazard __irq_disable_hazard
311#define back_to_back_c0_hazard __back_to_back_c0_hazard
312#define enable_fpu_hazard __enable_fpu_hazard
313#define disable_fpu_hazard __disable_fpu_hazard
314
315#else
316
317#define _ssnop() \
318do { \
319 __asm__ __volatile__( \
320 __stringify(___ssnop) \
321 ); \
322} while (0)
323
324#define _ehb() \
325do { \
326 __asm__ __volatile__( \
327 __stringify(___ehb) \
328 ); \
329} while (0)
330
331
332#define mtc0_tlbw_hazard() \
333do { \
334 __asm__ __volatile__( \
335 __stringify(__mtc0_tlbw_hazard) \
336 ); \
337} while (0)
338
339
340#define mtc0_tlbr_hazard() \
341do { \
342 __asm__ __volatile__( \
343 __stringify(__mtc0_tlbr_hazard) \
344 ); \
345} while (0)
346
347
348#define tlbw_use_hazard() \
349do { \
350 __asm__ __volatile__( \
351 __stringify(__tlbw_use_hazard) \
352 ); \
353} while (0)
354
355
356#define tlb_read_hazard() \
357do { \
358 __asm__ __volatile__( \
359 __stringify(__tlb_read_hazard) \
360 ); \
361} while (0)
362
363
364#define tlb_probe_hazard() \
365do { \
366 __asm__ __volatile__( \
367 __stringify(__tlb_probe_hazard) \
368 ); \
369} while (0)
370
371
372#define irq_enable_hazard() \
373do { \
374 __asm__ __volatile__( \
375 __stringify(__irq_enable_hazard) \
376 ); \
377} while (0)
378
379
380#define irq_disable_hazard() \
381do { \
382 __asm__ __volatile__( \
383 __stringify(__irq_disable_hazard) \
384 ); \
385} while (0)
386
387
388#define back_to_back_c0_hazard() \
389do { \
390 __asm__ __volatile__( \
391 __stringify(__back_to_back_c0_hazard) \
392 ); \
393} while (0)
394
395
396#define enable_fpu_hazard() \
397do { \
398 __asm__ __volatile__( \
399 __stringify(__enable_fpu_hazard) \
400 ); \
401} while (0)
402
403
404#define disable_fpu_hazard() \
405do { \
406 __asm__ __volatile__( \
407 __stringify(__disable_fpu_hazard) \
408 ); \
409} while (0)
410
411/*
412 * MIPS R2 instruction hazard barrier. Needs to be called as a subroutine.
413 */
414extern void mips_ihb(void);
415
416#endif /* __ASSEMBLY__ */
417
418#endif /* _ASM_HAZARDS_H */