Linux Audio

Check our new training course

Linux debugging, profiling, tracing and performance analysis training

Mar 24-27, 2025, special US time zones
Register
Loading...
v6.2
   1// SPDX-License-Identifier: GPL-2.0
   2/*
   3 * Copyright IBM Corp. 2012
   4 *
   5 * Author(s):
   6 *   Jan Glauber <jang@linux.vnet.ibm.com>
   7 *
   8 * The System z PCI code is a rewrite from a prototype by
   9 * the following people (Kudoz!):
  10 *   Alexander Schmidt
  11 *   Christoph Raisch
  12 *   Hannes Hering
  13 *   Hoang-Nam Nguyen
  14 *   Jan-Bernd Themann
  15 *   Stefan Roscher
  16 *   Thomas Klein
  17 */
  18
  19#define KMSG_COMPONENT "zpci"
  20#define pr_fmt(fmt) KMSG_COMPONENT ": " fmt
  21
  22#include <linux/kernel.h>
  23#include <linux/slab.h>
  24#include <linux/err.h>
  25#include <linux/export.h>
  26#include <linux/delay.h>
 
 
  27#include <linux/seq_file.h>
  28#include <linux/jump_label.h>
  29#include <linux/pci.h>
  30#include <linux/printk.h>
  31
  32#include <asm/isc.h>
  33#include <asm/airq.h>
  34#include <asm/facility.h>
  35#include <asm/pci_insn.h>
  36#include <asm/pci_clp.h>
  37#include <asm/pci_dma.h>
  38
  39#include "pci_bus.h"
  40#include "pci_iov.h"
 
 
 
 
 
  41
  42/* list of all detected zpci devices */
  43static LIST_HEAD(zpci_list);
  44static DEFINE_SPINLOCK(zpci_list_lock);
  45
  46static DECLARE_BITMAP(zpci_domain, ZPCI_DOMAIN_BITMAP_SIZE);
 
 
 
 
 
 
 
 
 
  47static DEFINE_SPINLOCK(zpci_domain_lock);
  48
  49#define ZPCI_IOMAP_ENTRIES						\
  50	min(((unsigned long) ZPCI_NR_DEVICES * PCI_STD_NUM_BARS / 2),	\
  51	    ZPCI_IOMAP_MAX_ENTRIES)
  52
  53unsigned int s390_pci_no_rid;
 
  54
 
 
 
 
 
 
  55static DEFINE_SPINLOCK(zpci_iomap_lock);
  56static unsigned long *zpci_iomap_bitmap;
  57struct zpci_iomap_entry *zpci_iomap_start;
  58EXPORT_SYMBOL_GPL(zpci_iomap_start);
  59
  60DEFINE_STATIC_KEY_FALSE(have_mio);
  61
  62static struct kmem_cache *zdev_fmb_cache;
  63
  64/* AEN structures that must be preserved over KVM module re-insertion */
  65union zpci_sic_iib *zpci_aipb;
  66EXPORT_SYMBOL_GPL(zpci_aipb);
  67struct airq_iv *zpci_aif_sbv;
  68EXPORT_SYMBOL_GPL(zpci_aif_sbv);
  69
  70struct zpci_dev *get_zdev_by_fid(u32 fid)
  71{
  72	struct zpci_dev *tmp, *zdev = NULL;
  73
  74	spin_lock(&zpci_list_lock);
  75	list_for_each_entry(tmp, &zpci_list, entry) {
  76		if (tmp->fid == fid) {
  77			zdev = tmp;
  78			zpci_zdev_get(zdev);
  79			break;
  80		}
  81	}
  82	spin_unlock(&zpci_list_lock);
  83	return zdev;
  84}
  85
  86void zpci_remove_reserved_devices(void)
  87{
  88	struct zpci_dev *tmp, *zdev;
  89	enum zpci_state state;
  90	LIST_HEAD(remove);
  91
  92	spin_lock(&zpci_list_lock);
  93	list_for_each_entry_safe(zdev, tmp, &zpci_list, entry) {
  94		if (zdev->state == ZPCI_FN_STATE_STANDBY &&
  95		    !clp_get_state(zdev->fid, &state) &&
  96		    state == ZPCI_FN_STATE_RESERVED)
  97			list_move_tail(&zdev->entry, &remove);
  98	}
  99	spin_unlock(&zpci_list_lock);
 100
 101	list_for_each_entry_safe(zdev, tmp, &remove, entry)
 102		zpci_device_reserved(zdev);
 103}
 104
 105int pci_domain_nr(struct pci_bus *bus)
 106{
 107	return ((struct zpci_bus *) bus->sysdata)->domain_nr;
 108}
 109EXPORT_SYMBOL_GPL(pci_domain_nr);
 110
 111int pci_proc_domain(struct pci_bus *bus)
 112{
 113	return pci_domain_nr(bus);
 114}
 115EXPORT_SYMBOL_GPL(pci_proc_domain);
 116
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 117/* Modify PCI: Register I/O address translation parameters */
 118int zpci_register_ioat(struct zpci_dev *zdev, u8 dmaas,
 119		       u64 base, u64 limit, u64 iota, u8 *status)
 120{
 121	u64 req = ZPCI_CREATE_REQ(zdev->fh, dmaas, ZPCI_MOD_FC_REG_IOAT);
 122	struct zpci_fib fib = {0};
 123	u8 cc;
 124
 125	WARN_ON_ONCE(iota & 0x3fff);
 126	fib.pba = base;
 127	fib.pal = limit;
 128	fib.iota = iota | ZPCI_IOTA_RTTO_FLAG;
 129	fib.gd = zdev->gisa;
 130	cc = zpci_mod_fc(req, &fib, status);
 131	if (cc)
 132		zpci_dbg(3, "reg ioat fid:%x, cc:%d, status:%d\n", zdev->fid, cc, *status);
 133	return cc;
 134}
 135EXPORT_SYMBOL_GPL(zpci_register_ioat);
 136
 137/* Modify PCI: Unregister I/O address translation parameters */
 138int zpci_unregister_ioat(struct zpci_dev *zdev, u8 dmaas)
 139{
 140	u64 req = ZPCI_CREATE_REQ(zdev->fh, dmaas, ZPCI_MOD_FC_DEREG_IOAT);
 141	struct zpci_fib fib = {0};
 142	u8 cc, status;
 143
 144	fib.gd = zdev->gisa;
 
 145
 146	cc = zpci_mod_fc(req, &fib, &status);
 147	if (cc)
 148		zpci_dbg(3, "unreg ioat fid:%x, cc:%d, status:%d\n", zdev->fid, cc, status);
 149	return cc;
 
 
 150}
 151
 152/* Modify PCI: Set PCI function measurement parameters */
 153int zpci_fmb_enable_device(struct zpci_dev *zdev)
 154{
 155	u64 req = ZPCI_CREATE_REQ(zdev->fh, 0, ZPCI_MOD_FC_SET_MEASURE);
 156	struct zpci_fib fib = {0};
 157	u8 cc, status;
 158
 159	if (zdev->fmb || sizeof(*zdev->fmb) < zdev->fmb_length)
 160		return -EINVAL;
 161
 162	zdev->fmb = kmem_cache_zalloc(zdev_fmb_cache, GFP_KERNEL);
 163	if (!zdev->fmb)
 164		return -ENOMEM;
 165	WARN_ON((u64) zdev->fmb & 0xf);
 166
 167	/* reset software counters */
 168	atomic64_set(&zdev->allocated_pages, 0);
 169	atomic64_set(&zdev->mapped_pages, 0);
 170	atomic64_set(&zdev->unmapped_pages, 0);
 171
 172	fib.fmb_addr = virt_to_phys(zdev->fmb);
 173	fib.gd = zdev->gisa;
 174	cc = zpci_mod_fc(req, &fib, &status);
 175	if (cc) {
 176		kmem_cache_free(zdev_fmb_cache, zdev->fmb);
 177		zdev->fmb = NULL;
 178	}
 179	return cc ? -EIO : 0;
 180}
 181
 182/* Modify PCI: Disable PCI function measurement */
 183int zpci_fmb_disable_device(struct zpci_dev *zdev)
 184{
 185	u64 req = ZPCI_CREATE_REQ(zdev->fh, 0, ZPCI_MOD_FC_SET_MEASURE);
 186	struct zpci_fib fib = {0};
 187	u8 cc, status;
 188
 189	if (!zdev->fmb)
 190		return -EINVAL;
 191
 192	fib.gd = zdev->gisa;
 193
 194	/* Function measurement is disabled if fmb address is zero */
 195	cc = zpci_mod_fc(req, &fib, &status);
 196	if (cc == 3) /* Function already gone. */
 197		cc = 0;
 198
 199	if (!cc) {
 200		kmem_cache_free(zdev_fmb_cache, zdev->fmb);
 201		zdev->fmb = NULL;
 202	}
 203	return cc ? -EIO : 0;
 204}
 205
 
 
 206static int zpci_cfg_load(struct zpci_dev *zdev, int offset, u32 *val, u8 len)
 207{
 208	u64 req = ZPCI_CREATE_REQ(zdev->fh, ZPCI_PCIAS_CFGSPC, len);
 209	u64 data;
 210	int rc;
 211
 212	rc = __zpci_load(&data, req, offset);
 213	if (!rc) {
 214		data = le64_to_cpu((__force __le64) data);
 215		data >>= (8 - len) * 8;
 216		*val = (u32) data;
 217	} else
 218		*val = 0xffffffff;
 219	return rc;
 220}
 221
 222static int zpci_cfg_store(struct zpci_dev *zdev, int offset, u32 val, u8 len)
 223{
 224	u64 req = ZPCI_CREATE_REQ(zdev->fh, ZPCI_PCIAS_CFGSPC, len);
 225	u64 data = val;
 226	int rc;
 227
 228	data <<= (8 - len) * 8;
 229	data = (__force u64) cpu_to_le64(data);
 230	rc = __zpci_store(data, req, offset);
 231	return rc;
 232}
 233
 234resource_size_t pcibios_align_resource(void *data, const struct resource *res,
 235				       resource_size_t size,
 236				       resource_size_t align)
 237{
 238	return 0;
 239}
 240
 241/* combine single writes by using store-block insn */
 242void __iowrite64_copy(void __iomem *to, const void *from, size_t count)
 243{
 244       zpci_memcpy_toio(to, from, count);
 
 
 
 
 
 
 
 
 
 
 
 
 245}
 246
 247static void __iomem *__ioremap(phys_addr_t addr, size_t size, pgprot_t prot)
 248{
 249	unsigned long offset, vaddr;
 250	struct vm_struct *area;
 251	phys_addr_t last_addr;
 252
 253	last_addr = addr + size - 1;
 254	if (!size || last_addr < addr)
 255		return NULL;
 256
 257	if (!static_branch_unlikely(&have_mio))
 258		return (void __iomem *) addr;
 259
 260	offset = addr & ~PAGE_MASK;
 261	addr &= PAGE_MASK;
 262	size = PAGE_ALIGN(size + offset);
 263	area = get_vm_area(size, VM_IOREMAP);
 264	if (!area)
 265		return NULL;
 266
 267	vaddr = (unsigned long) area->addr;
 268	if (ioremap_page_range(vaddr, vaddr + size, addr, prot)) {
 269		free_vm_area(area);
 270		return NULL;
 271	}
 272	return (void __iomem *) ((unsigned long) area->addr + offset);
 273}
 274
 275void __iomem *ioremap_prot(phys_addr_t addr, size_t size, unsigned long prot)
 276{
 277	return __ioremap(addr, size, __pgprot(prot));
 278}
 279EXPORT_SYMBOL(ioremap_prot);
 280
 281void __iomem *ioremap(phys_addr_t addr, size_t size)
 282{
 283	return __ioremap(addr, size, PAGE_KERNEL);
 284}
 285EXPORT_SYMBOL(ioremap);
 286
 287void __iomem *ioremap_wc(phys_addr_t addr, size_t size)
 288{
 289	return __ioremap(addr, size, pgprot_writecombine(PAGE_KERNEL));
 290}
 291EXPORT_SYMBOL(ioremap_wc);
 292
 293void __iomem *ioremap_wt(phys_addr_t addr, size_t size)
 
 
 294{
 295	return __ioremap(addr, size, pgprot_writethrough(PAGE_KERNEL));
 296}
 297EXPORT_SYMBOL(ioremap_wt);
 298
 299void iounmap(volatile void __iomem *addr)
 
 300{
 301	if (static_branch_likely(&have_mio))
 302		vunmap((__force void *) ((unsigned long) addr & PAGE_MASK));
 303}
 304EXPORT_SYMBOL(iounmap);
 305
 306/* Create a virtual mapping cookie for a PCI BAR */
 307static void __iomem *pci_iomap_range_fh(struct pci_dev *pdev, int bar,
 308					unsigned long offset, unsigned long max)
 309{
 310	struct zpci_dev *zdev =	to_zpci(pdev);
 
 311	int idx;
 312
 
 
 
 313	idx = zdev->bars[bar].map_idx;
 314	spin_lock(&zpci_iomap_lock);
 315	/* Detect overrun */
 316	WARN_ON(!++zpci_iomap_start[idx].count);
 317	zpci_iomap_start[idx].fh = zdev->fh;
 318	zpci_iomap_start[idx].bar = bar;
 319	spin_unlock(&zpci_iomap_lock);
 320
 321	return (void __iomem *) ZPCI_ADDR(idx) + offset;
 
 322}
 
 323
 324static void __iomem *pci_iomap_range_mio(struct pci_dev *pdev, int bar,
 325					 unsigned long offset,
 326					 unsigned long max)
 327{
 328	unsigned long barsize = pci_resource_len(pdev, bar);
 329	struct zpci_dev *zdev = to_zpci(pdev);
 330	void __iomem *iova;
 331
 332	iova = ioremap((unsigned long) zdev->bars[bar].mio_wt, barsize);
 333	return iova ? iova + offset : iova;
 
 
 
 334}
 
 335
 336void __iomem *pci_iomap_range(struct pci_dev *pdev, int bar,
 337			      unsigned long offset, unsigned long max)
 338{
 339	if (bar >= PCI_STD_NUM_BARS || !pci_resource_len(pdev, bar))
 340		return NULL;
 341
 342	if (static_branch_likely(&have_mio))
 343		return pci_iomap_range_mio(pdev, bar, offset, max);
 344	else
 345		return pci_iomap_range_fh(pdev, bar, offset, max);
 346}
 347EXPORT_SYMBOL(pci_iomap_range);
 348
 349void __iomem *pci_iomap(struct pci_dev *dev, int bar, unsigned long maxlen)
 350{
 351	return pci_iomap_range(dev, bar, 0, maxlen);
 352}
 353EXPORT_SYMBOL(pci_iomap);
 354
 355static void __iomem *pci_iomap_wc_range_mio(struct pci_dev *pdev, int bar,
 356					    unsigned long offset, unsigned long max)
 357{
 358	unsigned long barsize = pci_resource_len(pdev, bar);
 359	struct zpci_dev *zdev = to_zpci(pdev);
 360	void __iomem *iova;
 
 
 
 
 361
 362	iova = ioremap((unsigned long) zdev->bars[bar].mio_wb, barsize);
 363	return iova ? iova + offset : iova;
 364}
 365
 366void __iomem *pci_iomap_wc_range(struct pci_dev *pdev, int bar,
 367				 unsigned long offset, unsigned long max)
 
 
 
 
 368{
 369	if (bar >= PCI_STD_NUM_BARS || !pci_resource_len(pdev, bar))
 370		return NULL;
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 371
 372	if (static_branch_likely(&have_mio))
 373		return pci_iomap_wc_range_mio(pdev, bar, offset, max);
 374	else
 375		return pci_iomap_range_fh(pdev, bar, offset, max);
 
 
 
 
 
 
 
 
 376}
 377EXPORT_SYMBOL(pci_iomap_wc_range);
 378
 379void __iomem *pci_iomap_wc(struct pci_dev *dev, int bar, unsigned long maxlen)
 380{
 381	return pci_iomap_wc_range(dev, bar, 0, maxlen);
 382}
 383EXPORT_SYMBOL(pci_iomap_wc);
 
 
 
 384
 385static void pci_iounmap_fh(struct pci_dev *pdev, void __iomem *addr)
 386{
 387	unsigned int idx = ZPCI_IDX(addr);
 
 
 
 
 
 
 
 
 388
 389	spin_lock(&zpci_iomap_lock);
 390	/* Detect underrun */
 391	WARN_ON(!zpci_iomap_start[idx].count);
 392	if (!--zpci_iomap_start[idx].count) {
 393		zpci_iomap_start[idx].fh = 0;
 394		zpci_iomap_start[idx].bar = 0;
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 395	}
 396	spin_unlock(&zpci_iomap_lock);
 397}
 398
 399static void pci_iounmap_mio(struct pci_dev *pdev, void __iomem *addr)
 400{
 401	iounmap(addr);
 402}
 403
 404void pci_iounmap(struct pci_dev *pdev, void __iomem *addr)
 405{
 406	if (static_branch_likely(&have_mio))
 407		pci_iounmap_mio(pdev, addr);
 408	else
 409		pci_iounmap_fh(pdev, addr);
 
 
 
 
 
 
 
 
 
 
 
 
 
 410}
 411EXPORT_SYMBOL(pci_iounmap);
 412
 413static int pci_read(struct pci_bus *bus, unsigned int devfn, int where,
 414		    int size, u32 *val)
 415{
 416	struct zpci_dev *zdev = zdev_from_bus(bus, devfn);
 
 
 417
 418	return (zdev) ? zpci_cfg_load(zdev, where, val, size) : -ENODEV;
 419}
 
 
 420
 421static int pci_write(struct pci_bus *bus, unsigned int devfn, int where,
 422		     int size, u32 val)
 423{
 424	struct zpci_dev *zdev = zdev_from_bus(bus, devfn);
 
 
 
 
 
 
 425
 426	return (zdev) ? zpci_cfg_store(zdev, where, val, size) : -ENODEV;
 
 
 427}
 428
 429static struct pci_ops pci_root_ops = {
 430	.read = pci_read,
 431	.write = pci_write,
 432};
 433
 434static void zpci_map_resources(struct pci_dev *pdev)
 435{
 436	struct zpci_dev *zdev = to_zpci(pdev);
 437	resource_size_t len;
 438	int i;
 439
 440	for (i = 0; i < PCI_STD_NUM_BARS; i++) {
 441		len = pci_resource_len(pdev, i);
 442		if (!len)
 443			continue;
 444
 445		if (zpci_use_mio(zdev))
 446			pdev->resource[i].start =
 447				(resource_size_t __force) zdev->bars[i].mio_wt;
 448		else
 449			pdev->resource[i].start = (resource_size_t __force)
 450				pci_iomap_range_fh(pdev, i, 0, 0);
 451		pdev->resource[i].end = pdev->resource[i].start + len - 1;
 452	}
 453
 454	zpci_iov_map_resources(pdev);
 455}
 456
 457static void zpci_unmap_resources(struct pci_dev *pdev)
 458{
 459	struct zpci_dev *zdev = to_zpci(pdev);
 460	resource_size_t len;
 461	int i;
 462
 463	if (zpci_use_mio(zdev))
 464		return;
 465
 466	for (i = 0; i < PCI_STD_NUM_BARS; i++) {
 467		len = pci_resource_len(pdev, i);
 468		if (!len)
 469			continue;
 470		pci_iounmap_fh(pdev, (void __iomem __force *)
 471			       pdev->resource[i].start);
 472	}
 473}
 474
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 475static int zpci_alloc_iomap(struct zpci_dev *zdev)
 476{
 477	unsigned long entry;
 478
 479	spin_lock(&zpci_iomap_lock);
 480	entry = find_first_zero_bit(zpci_iomap_bitmap, ZPCI_IOMAP_ENTRIES);
 481	if (entry == ZPCI_IOMAP_ENTRIES) {
 482		spin_unlock(&zpci_iomap_lock);
 483		return -ENOSPC;
 484	}
 485	set_bit(entry, zpci_iomap_bitmap);
 486	spin_unlock(&zpci_iomap_lock);
 487	return entry;
 488}
 489
 490static void zpci_free_iomap(struct zpci_dev *zdev, int entry)
 491{
 492	spin_lock(&zpci_iomap_lock);
 493	memset(&zpci_iomap_start[entry], 0, sizeof(struct zpci_iomap_entry));
 494	clear_bit(entry, zpci_iomap_bitmap);
 495	spin_unlock(&zpci_iomap_lock);
 496}
 497
 498static void zpci_do_update_iomap_fh(struct zpci_dev *zdev, u32 fh)
 499{
 500	int bar, idx;
 501
 502	spin_lock(&zpci_iomap_lock);
 503	for (bar = 0; bar < PCI_STD_NUM_BARS; bar++) {
 504		if (!zdev->bars[bar].size)
 505			continue;
 506		idx = zdev->bars[bar].map_idx;
 507		if (!zpci_iomap_start[idx].count)
 508			continue;
 509		WRITE_ONCE(zpci_iomap_start[idx].fh, zdev->fh);
 510	}
 511	spin_unlock(&zpci_iomap_lock);
 512}
 513
 514void zpci_update_fh(struct zpci_dev *zdev, u32 fh)
 515{
 516	if (!fh || zdev->fh == fh)
 517		return;
 518
 519	zdev->fh = fh;
 520	if (zpci_use_mio(zdev))
 521		return;
 522	if (zdev->has_resources && zdev_enabled(zdev))
 523		zpci_do_update_iomap_fh(zdev, fh);
 524}
 525
 526static struct resource *__alloc_res(struct zpci_dev *zdev, unsigned long start,
 527				    unsigned long size, unsigned long flags)
 528{
 529	struct resource *r;
 530
 531	r = kzalloc(sizeof(*r), GFP_KERNEL);
 532	if (!r)
 533		return NULL;
 534
 535	r->start = start;
 536	r->end = r->start + size - 1;
 537	r->flags = flags;
 538	r->name = zdev->res_name;
 539
 540	if (request_resource(&iomem_resource, r)) {
 541		kfree(r);
 542		return NULL;
 543	}
 544	return r;
 545}
 546
 547int zpci_setup_bus_resources(struct zpci_dev *zdev,
 548			     struct list_head *resources)
 549{
 550	unsigned long addr, size, flags;
 551	struct resource *res;
 552	int i, entry;
 553
 554	snprintf(zdev->res_name, sizeof(zdev->res_name),
 555		 "PCI Bus %04x:%02x", zdev->uid, ZPCI_BUS_NR);
 556
 557	for (i = 0; i < PCI_STD_NUM_BARS; i++) {
 558		if (!zdev->bars[i].size)
 559			continue;
 560		entry = zpci_alloc_iomap(zdev);
 561		if (entry < 0)
 562			return entry;
 563		zdev->bars[i].map_idx = entry;
 564
 565		/* only MMIO is supported */
 566		flags = IORESOURCE_MEM;
 567		if (zdev->bars[i].val & 8)
 568			flags |= IORESOURCE_PREFETCH;
 569		if (zdev->bars[i].val & 4)
 570			flags |= IORESOURCE_MEM_64;
 571
 572		if (zpci_use_mio(zdev))
 573			addr = (unsigned long) zdev->bars[i].mio_wt;
 574		else
 575			addr = ZPCI_ADDR(entry);
 576		size = 1UL << zdev->bars[i].size;
 577
 578		res = __alloc_res(zdev, addr, size, flags);
 579		if (!res) {
 580			zpci_free_iomap(zdev, entry);
 581			return -ENOMEM;
 582		}
 583		zdev->bars[i].res = res;
 584		pci_add_resource(resources, res);
 585	}
 586	zdev->has_resources = 1;
 587
 588	return 0;
 589}
 590
 591static void zpci_cleanup_bus_resources(struct zpci_dev *zdev)
 592{
 593	int i;
 594
 595	for (i = 0; i < PCI_STD_NUM_BARS; i++) {
 596		if (!zdev->bars[i].size || !zdev->bars[i].res)
 597			continue;
 598
 599		zpci_free_iomap(zdev, zdev->bars[i].map_idx);
 600		release_resource(zdev->bars[i].res);
 601		kfree(zdev->bars[i].res);
 602	}
 603	zdev->has_resources = 0;
 604}
 605
 606int pcibios_device_add(struct pci_dev *pdev)
 607{
 608	struct zpci_dev *zdev = to_zpci(pdev);
 609	struct resource *res;
 610	int i;
 611
 612	/* The pdev has a reference to the zdev via its bus */
 613	zpci_zdev_get(zdev);
 614	if (pdev->is_physfn)
 615		pdev->no_vf_scan = 1;
 616
 617	pdev->dev.groups = zpci_attr_groups;
 618	pdev->dev.dma_ops = &s390_pci_dma_ops;
 619	zpci_map_resources(pdev);
 620
 621	for (i = 0; i < PCI_STD_NUM_BARS; i++) {
 622		res = &pdev->resource[i];
 623		if (res->parent || !res->flags)
 624			continue;
 625		pci_claim_resource(pdev, i);
 626	}
 627
 628	return 0;
 629}
 630
 631void pcibios_release_device(struct pci_dev *pdev)
 632{
 633	struct zpci_dev *zdev = to_zpci(pdev);
 634
 635	zpci_unmap_resources(pdev);
 636	zpci_zdev_put(zdev);
 637}
 638
 639int pcibios_enable_device(struct pci_dev *pdev, int mask)
 640{
 641	struct zpci_dev *zdev = to_zpci(pdev);
 642
 643	zpci_debug_init_device(zdev, dev_name(&pdev->dev));
 
 644	zpci_fmb_enable_device(zdev);
 
 645
 646	return pci_enable_resources(pdev, mask);
 647}
 648
 649void pcibios_disable_device(struct pci_dev *pdev)
 650{
 651	struct zpci_dev *zdev = to_zpci(pdev);
 652
 
 653	zpci_fmb_disable_device(zdev);
 654	zpci_debug_exit_device(zdev);
 
 655}
 656
 657static int __zpci_register_domain(int domain)
 
 658{
 659	spin_lock(&zpci_domain_lock);
 660	if (test_bit(domain, zpci_domain)) {
 661		spin_unlock(&zpci_domain_lock);
 662		pr_err("Domain %04x is already assigned\n", domain);
 663		return -EEXIST;
 664	}
 665	set_bit(domain, zpci_domain);
 666	spin_unlock(&zpci_domain_lock);
 667	return domain;
 
 
 
 
 
 
 
 
 668}
 669
 670static int __zpci_alloc_domain(void)
 671{
 672	int domain;
 673
 674	spin_lock(&zpci_domain_lock);
 675	/*
 676	 * We can always auto allocate domains below ZPCI_NR_DEVICES.
 677	 * There is either a free domain or we have reached the maximum in
 678	 * which case we would have bailed earlier.
 679	 */
 680	domain = find_first_zero_bit(zpci_domain, ZPCI_NR_DEVICES);
 681	set_bit(domain, zpci_domain);
 682	spin_unlock(&zpci_domain_lock);
 683	return domain;
 684}
 685
 686int zpci_alloc_domain(int domain)
 
 
 
 
 
 
 
 
 687{
 688	if (zpci_unique_uid) {
 689		if (domain)
 690			return __zpci_register_domain(domain);
 691		pr_warn("UID checking was active but no UID is provided: switching to automatic domain allocation\n");
 692		update_uid_checking(false);
 693	}
 694	return __zpci_alloc_domain();
 
 
 695}
 696
 697void zpci_free_domain(int domain)
 698{
 699	spin_lock(&zpci_domain_lock);
 700	clear_bit(domain, zpci_domain);
 701	spin_unlock(&zpci_domain_lock);
 702}
 703
 704
 705int zpci_enable_device(struct zpci_dev *zdev)
 706{
 707	u32 fh = zdev->fh;
 708	int rc = 0;
 709
 710	if (clp_enable_fh(zdev, &fh, ZPCI_NR_DMA_SPACES))
 711		rc = -EIO;
 712	else
 713		zpci_update_fh(zdev, fh);
 714	return rc;
 715}
 716EXPORT_SYMBOL_GPL(zpci_enable_device);
 717
 718int zpci_disable_device(struct zpci_dev *zdev)
 719{
 720	u32 fh = zdev->fh;
 721	int cc, rc = 0;
 722
 723	cc = clp_disable_fh(zdev, &fh);
 724	if (!cc) {
 725		zpci_update_fh(zdev, fh);
 726	} else if (cc == CLP_RC_SETPCIFN_ALRDY) {
 727		pr_info("Disabling PCI function %08x had no effect as it was already disabled\n",
 728			zdev->fid);
 729		/* Function is already disabled - update handle */
 730		rc = clp_refresh_fh(zdev->fid, &fh);
 731		if (!rc) {
 732			zpci_update_fh(zdev, fh);
 733			rc = -EINVAL;
 734		}
 735	} else {
 736		rc = -EIO;
 737	}
 738	return rc;
 739}
 740EXPORT_SYMBOL_GPL(zpci_disable_device);
 741
 742/**
 743 * zpci_hot_reset_device - perform a reset of the given zPCI function
 744 * @zdev: the slot which should be reset
 745 *
 746 * Performs a low level reset of the zPCI function. The reset is low level in
 747 * the sense that the zPCI function can be reset without detaching it from the
 748 * common PCI subsystem. The reset may be performed while under control of
 749 * either DMA or IOMMU APIs in which case the existing DMA/IOMMU translation
 750 * table is reinstated at the end of the reset.
 751 *
 752 * After the reset the functions internal state is reset to an initial state
 753 * equivalent to its state during boot when first probing a driver.
 754 * Consequently after reset the PCI function requires re-initialization via the
 755 * common PCI code including re-enabling IRQs via pci_alloc_irq_vectors()
 756 * and enabling the function via e.g.pci_enablde_device_flags().The caller
 757 * must guard against concurrent reset attempts.
 758 *
 759 * In most cases this function should not be called directly but through
 760 * pci_reset_function() or pci_reset_bus() which handle the save/restore and
 761 * locking.
 762 *
 763 * Return: 0 on success and an error value otherwise
 764 */
 765int zpci_hot_reset_device(struct zpci_dev *zdev)
 766{
 767	u8 status;
 768	int rc;
 769
 770	zpci_dbg(3, "rst fid:%x, fh:%x\n", zdev->fid, zdev->fh);
 771	if (zdev_enabled(zdev)) {
 772		/* Disables device access, DMAs and IRQs (reset state) */
 773		rc = zpci_disable_device(zdev);
 774		/*
 775		 * Due to a z/VM vs LPAR inconsistency in the error state the
 776		 * FH may indicate an enabled device but disable says the
 777		 * device is already disabled don't treat it as an error here.
 778		 */
 779		if (rc == -EINVAL)
 780			rc = 0;
 781		if (rc)
 782			return rc;
 783	}
 784
 785	rc = zpci_enable_device(zdev);
 786	if (rc)
 787		return rc;
 788
 789	if (zdev->dma_table)
 790		rc = zpci_register_ioat(zdev, 0, zdev->start_dma, zdev->end_dma,
 791					virt_to_phys(zdev->dma_table), &status);
 792	else
 793		rc = zpci_dma_init_device(zdev);
 794	if (rc) {
 795		zpci_disable_device(zdev);
 796		return rc;
 
 797	}
 798
 
 799	return 0;
 800}
 801
 802/**
 803 * zpci_create_device() - Create a new zpci_dev and add it to the zbus
 804 * @fid: Function ID of the device to be created
 805 * @fh: Current Function Handle of the device to be created
 806 * @state: Initial state after creation either Standby or Configured
 807 *
 808 * Creates a new zpci device and adds it to its, possibly newly created, zbus
 809 * as well as zpci_list.
 810 *
 811 * Returns: the zdev on success or an error pointer otherwise
 812 */
 813struct zpci_dev *zpci_create_device(u32 fid, u32 fh, enum zpci_state state)
 814{
 815	struct zpci_dev *zdev;
 816	int rc;
 817
 818	zpci_dbg(1, "add fid:%x, fh:%x, c:%d\n", fid, fh, state);
 819	zdev = kzalloc(sizeof(*zdev), GFP_KERNEL);
 820	if (!zdev)
 821		return ERR_PTR(-ENOMEM);
 822
 823	/* FID and Function Handle are the static/dynamic identifiers */
 824	zdev->fid = fid;
 825	zdev->fh = fh;
 826
 827	/* Query function properties and update zdev */
 828	rc = clp_query_pci_fn(zdev);
 829	if (rc)
 830		goto error;
 831	zdev->state =  state;
 832
 833	kref_init(&zdev->kref);
 834	mutex_init(&zdev->lock);
 835	mutex_init(&zdev->kzdev_lock);
 836
 837	rc = zpci_init_iommu(zdev);
 838	if (rc)
 839		goto error;
 840
 841	rc = zpci_bus_device_register(zdev, &pci_root_ops);
 842	if (rc)
 843		goto error_destroy_iommu;
 844
 845	spin_lock(&zpci_list_lock);
 846	list_add_tail(&zdev->entry, &zpci_list);
 847	spin_unlock(&zpci_list_lock);
 848
 849	return zdev;
 850
 851error_destroy_iommu:
 852	zpci_destroy_iommu(zdev);
 853error:
 854	zpci_dbg(0, "add fid:%x, rc:%d\n", fid, rc);
 855	kfree(zdev);
 856	return ERR_PTR(rc);
 857}
 858
 859bool zpci_is_device_configured(struct zpci_dev *zdev)
 860{
 861	enum zpci_state state = zdev->state;
 862
 863	return state != ZPCI_FN_STATE_RESERVED &&
 864		state != ZPCI_FN_STATE_STANDBY;
 
 
 865}
 
 866
 867/**
 868 * zpci_scan_configured_device() - Scan a freshly configured zpci_dev
 869 * @zdev: The zpci_dev to be configured
 870 * @fh: The general function handle supplied by the platform
 871 *
 872 * Given a device in the configuration state Configured, enables, scans and
 873 * adds it to the common code PCI subsystem if possible. If the PCI device is
 874 * parked because we can not yet create a PCI bus because we have not seen
 875 * function 0, it is ignored but will be scanned once function 0 appears.
 876 * If any failure occurs, the zpci_dev is left disabled.
 877 *
 878 * Return: 0 on success, or an error code otherwise
 879 */
 880int zpci_scan_configured_device(struct zpci_dev *zdev, u32 fh)
 881{
 882	int rc;
 883
 884	zpci_update_fh(zdev, fh);
 885	/* the PCI function will be scanned once function 0 appears */
 886	if (!zdev->zbus->bus)
 887		return 0;
 888
 889	/* For function 0 on a multi-function bus scan whole bus as we might
 890	 * have to pick up existing functions waiting for it to allow creating
 891	 * the PCI bus
 892	 */
 893	if (zdev->devfn == 0 && zdev->zbus->multifunction)
 894		rc = zpci_bus_scan_bus(zdev->zbus);
 895	else
 896		rc = zpci_bus_scan_device(zdev);
 897
 898	return rc;
 899}
 
 900
 901/**
 902 * zpci_deconfigure_device() - Deconfigure a zpci_dev
 903 * @zdev: The zpci_dev to configure
 904 *
 905 * Deconfigure a zPCI function that is currently configured and possibly known
 906 * to the common code PCI subsystem.
 907 * If any failure occurs the device is left as is.
 908 *
 909 * Return: 0 on success, or an error code otherwise
 910 */
 911int zpci_deconfigure_device(struct zpci_dev *zdev)
 912{
 913	int rc;
 914
 915	if (zdev->zbus->bus)
 916		zpci_bus_remove_device(zdev, false);
 
 917
 918	if (zdev->dma_table) {
 919		rc = zpci_dma_exit_device(zdev);
 920		if (rc)
 921			return rc;
 922	}
 923	if (zdev_enabled(zdev)) {
 924		rc = zpci_disable_device(zdev);
 925		if (rc)
 926			return rc;
 927	}
 928
 929	rc = sclp_pci_deconfigure(zdev->fid);
 930	zpci_dbg(3, "deconf fid:%x, rc:%d\n", zdev->fid, rc);
 931	if (rc)
 932		return rc;
 933	zdev->state = ZPCI_FN_STATE_STANDBY;
 934
 935	return 0;
 936}
 937
 938/**
 939 * zpci_device_reserved() - Mark device as resverved
 940 * @zdev: the zpci_dev that was reserved
 941 *
 942 * Handle the case that a given zPCI function was reserved by another system.
 943 * After a call to this function the zpci_dev can not be found via
 944 * get_zdev_by_fid() anymore but may still be accessible via existing
 945 * references though it will not be functional anymore.
 946 */
 947void zpci_device_reserved(struct zpci_dev *zdev)
 948{
 949	if (zdev->has_hp_slot)
 950		zpci_exit_slot(zdev);
 951	/*
 952	 * Remove device from zpci_list as it is going away. This also
 953	 * makes sure we ignore subsequent zPCI events for this device.
 954	 */
 955	spin_lock(&zpci_list_lock);
 956	list_del(&zdev->entry);
 957	spin_unlock(&zpci_list_lock);
 958	zdev->state = ZPCI_FN_STATE_RESERVED;
 959	zpci_dbg(3, "rsv fid:%x\n", zdev->fid);
 960	zpci_zdev_put(zdev);
 961}
 962
 963void zpci_release_device(struct kref *kref)
 964{
 965	struct zpci_dev *zdev = container_of(kref, struct zpci_dev, kref);
 966	int ret;
 967
 968	if (zdev->zbus->bus)
 969		zpci_bus_remove_device(zdev, false);
 970
 971	if (zdev->dma_table)
 972		zpci_dma_exit_device(zdev);
 973	if (zdev_enabled(zdev))
 974		zpci_disable_device(zdev);
 975
 976	switch (zdev->state) {
 977	case ZPCI_FN_STATE_CONFIGURED:
 978		ret = sclp_pci_deconfigure(zdev->fid);
 979		zpci_dbg(3, "deconf fid:%x, rc:%d\n", zdev->fid, ret);
 980		fallthrough;
 981	case ZPCI_FN_STATE_STANDBY:
 982		if (zdev->has_hp_slot)
 983			zpci_exit_slot(zdev);
 984		spin_lock(&zpci_list_lock);
 985		list_del(&zdev->entry);
 986		spin_unlock(&zpci_list_lock);
 987		zpci_dbg(3, "rsv fid:%x\n", zdev->fid);
 988		fallthrough;
 989	case ZPCI_FN_STATE_RESERVED:
 990		if (zdev->has_resources)
 991			zpci_cleanup_bus_resources(zdev);
 992		zpci_bus_device_unregister(zdev);
 993		zpci_destroy_iommu(zdev);
 994		fallthrough;
 995	default:
 996		break;
 997	}
 998	zpci_dbg(3, "rem fid:%x\n", zdev->fid);
 999	kfree_rcu(zdev, rcu);
1000}
1001
1002int zpci_report_error(struct pci_dev *pdev,
1003		      struct zpci_report_error_header *report)
1004{
1005	struct zpci_dev *zdev = to_zpci(pdev);
1006
1007	return sclp_pci_report(report, zdev->fh, zdev->fid);
1008}
1009EXPORT_SYMBOL(zpci_report_error);
1010
1011/**
1012 * zpci_clear_error_state() - Clears the zPCI error state of the device
1013 * @zdev: The zdev for which the zPCI error state should be reset
1014 *
1015 * Clear the zPCI error state of the device. If clearing the zPCI error state
1016 * fails the device is left in the error state. In this case it may make sense
1017 * to call zpci_io_perm_failure() on the associated pdev if it exists.
1018 *
1019 * Returns: 0 on success, -EIO otherwise
1020 */
1021int zpci_clear_error_state(struct zpci_dev *zdev)
1022{
1023	u64 req = ZPCI_CREATE_REQ(zdev->fh, 0, ZPCI_MOD_FC_RESET_ERROR);
1024	struct zpci_fib fib = {0};
1025	u8 status;
1026	int cc;
1027
1028	cc = zpci_mod_fc(req, &fib, &status);
1029	if (cc) {
1030		zpci_dbg(3, "ces fid:%x, cc:%d, status:%x\n", zdev->fid, cc, status);
1031		return -EIO;
1032	}
1033
1034	return 0;
1035}
 
1036
1037/**
1038 * zpci_reset_load_store_blocked() - Re-enables L/S from error state
1039 * @zdev: The zdev for which to unblock load/store access
1040 *
1041 * Re-enables load/store access for a PCI function in the error state while
1042 * keeping DMA blocked. In this state drivers can poke MMIO space to determine
1043 * if error recovery is possible while catching any rogue DMA access from the
1044 * device.
1045 *
1046 * Returns: 0 on success, -EIO otherwise
1047 */
1048int zpci_reset_load_store_blocked(struct zpci_dev *zdev)
1049{
1050	u64 req = ZPCI_CREATE_REQ(zdev->fh, 0, ZPCI_MOD_FC_RESET_BLOCK);
1051	struct zpci_fib fib = {0};
1052	u8 status;
1053	int cc;
1054
1055	cc = zpci_mod_fc(req, &fib, &status);
1056	if (cc) {
1057		zpci_dbg(3, "rls fid:%x, cc:%d, status:%x\n", zdev->fid, cc, status);
1058		return -EIO;
1059	}
1060
1061	return 0;
1062}
1063
1064static int zpci_mem_init(void)
1065{
1066	BUILD_BUG_ON(!is_power_of_2(__alignof__(struct zpci_fmb)) ||
1067		     __alignof__(struct zpci_fmb) < sizeof(struct zpci_fmb));
1068
1069	zdev_fmb_cache = kmem_cache_create("PCI_FMB_cache", sizeof(struct zpci_fmb),
1070					   __alignof__(struct zpci_fmb), 0, NULL);
1071	if (!zdev_fmb_cache)
1072		goto error_fmb;
1073
1074	zpci_iomap_start = kcalloc(ZPCI_IOMAP_ENTRIES,
1075				   sizeof(*zpci_iomap_start), GFP_KERNEL);
 
1076	if (!zpci_iomap_start)
1077		goto error_iomap;
1078
1079	zpci_iomap_bitmap = kcalloc(BITS_TO_LONGS(ZPCI_IOMAP_ENTRIES),
1080				    sizeof(*zpci_iomap_bitmap), GFP_KERNEL);
1081	if (!zpci_iomap_bitmap)
1082		goto error_iomap_bitmap;
1083
1084	if (static_branch_likely(&have_mio))
1085		clp_setup_writeback_mio();
1086
1087	return 0;
1088error_iomap_bitmap:
1089	kfree(zpci_iomap_start);
1090error_iomap:
1091	kmem_cache_destroy(zdev_fmb_cache);
1092error_fmb:
1093	return -ENOMEM;
1094}
1095
1096static void zpci_mem_exit(void)
1097{
1098	kfree(zpci_iomap_bitmap);
1099	kfree(zpci_iomap_start);
1100	kmem_cache_destroy(zdev_fmb_cache);
1101}
1102
1103static unsigned int s390_pci_probe __initdata = 1;
1104unsigned int s390_pci_force_floating __initdata;
1105static unsigned int s390_pci_initialized;
1106
1107char * __init pcibios_setup(char *str)
1108{
1109	if (!strcmp(str, "off")) {
1110		s390_pci_probe = 0;
1111		return NULL;
1112	}
1113	if (!strcmp(str, "nomio")) {
1114		S390_lowcore.machine_flags &= ~MACHINE_FLAG_PCI_MIO;
1115		return NULL;
1116	}
1117	if (!strcmp(str, "force_floating")) {
1118		s390_pci_force_floating = 1;
1119		return NULL;
1120	}
1121	if (!strcmp(str, "norid")) {
1122		s390_pci_no_rid = 1;
1123		return NULL;
1124	}
1125	return str;
1126}
1127
1128bool zpci_is_enabled(void)
1129{
1130	return s390_pci_initialized;
1131}
1132
1133static int __init pci_base_init(void)
1134{
1135	int rc;
1136
1137	if (!s390_pci_probe)
1138		return 0;
1139
1140	if (!test_facility(69) || !test_facility(71)) {
1141		pr_info("PCI is not supported because CPU facilities 69 or 71 are not available\n");
1142		return 0;
1143	}
1144
1145	if (MACHINE_HAS_PCI_MIO) {
1146		static_branch_enable(&have_mio);
1147		ctl_set_bit(2, 5);
1148	}
1149
1150	rc = zpci_debug_init();
1151	if (rc)
1152		goto out;
1153
1154	rc = zpci_mem_init();
1155	if (rc)
1156		goto out_mem;
1157
1158	rc = zpci_irq_init();
1159	if (rc)
1160		goto out_irq;
1161
1162	rc = zpci_dma_init();
1163	if (rc)
1164		goto out_dma;
1165
1166	rc = clp_scan_pci_devices();
1167	if (rc)
1168		goto out_find;
1169	zpci_bus_scan_busses();
1170
1171	s390_pci_initialized = 1;
1172	return 0;
1173
1174out_find:
1175	zpci_dma_exit();
1176out_dma:
1177	zpci_irq_exit();
1178out_irq:
1179	zpci_mem_exit();
1180out_mem:
1181	zpci_debug_exit();
1182out:
1183	return rc;
1184}
1185subsys_initcall_sync(pci_base_init);
v3.15
 
  1/*
  2 * Copyright IBM Corp. 2012
  3 *
  4 * Author(s):
  5 *   Jan Glauber <jang@linux.vnet.ibm.com>
  6 *
  7 * The System z PCI code is a rewrite from a prototype by
  8 * the following people (Kudoz!):
  9 *   Alexander Schmidt
 10 *   Christoph Raisch
 11 *   Hannes Hering
 12 *   Hoang-Nam Nguyen
 13 *   Jan-Bernd Themann
 14 *   Stefan Roscher
 15 *   Thomas Klein
 16 */
 17
 18#define COMPONENT "zPCI"
 19#define pr_fmt(fmt) COMPONENT ": " fmt
 20
 21#include <linux/kernel.h>
 22#include <linux/slab.h>
 23#include <linux/err.h>
 24#include <linux/export.h>
 25#include <linux/delay.h>
 26#include <linux/irq.h>
 27#include <linux/kernel_stat.h>
 28#include <linux/seq_file.h>
 
 29#include <linux/pci.h>
 30#include <linux/msi.h>
 31
 32#include <asm/isc.h>
 33#include <asm/airq.h>
 34#include <asm/facility.h>
 35#include <asm/pci_insn.h>
 36#include <asm/pci_clp.h>
 37#include <asm/pci_dma.h>
 38
 39#define DEBUG				/* enable pr_debug */
 40
 41#define	SIC_IRQ_MODE_ALL		0
 42#define	SIC_IRQ_MODE_SINGLE		1
 43
 44#define ZPCI_NR_DMA_SPACES		1
 45#define ZPCI_NR_DEVICES			CONFIG_PCI_NR_FUNCTIONS
 46
 47/* list of all detected zpci devices */
 48static LIST_HEAD(zpci_list);
 49static DEFINE_SPINLOCK(zpci_list_lock);
 50
 51static void zpci_enable_irq(struct irq_data *data);
 52static void zpci_disable_irq(struct irq_data *data);
 53
 54static struct irq_chip zpci_irq_chip = {
 55	.name = "zPCI",
 56	.irq_unmask = zpci_enable_irq,
 57	.irq_mask = zpci_disable_irq,
 58};
 59
 60static DECLARE_BITMAP(zpci_domain, ZPCI_NR_DEVICES);
 61static DEFINE_SPINLOCK(zpci_domain_lock);
 62
 63static struct airq_iv *zpci_aisb_iv;
 64static struct airq_iv *zpci_aibv[ZPCI_NR_DEVICES];
 
 65
 66/* Adapter interrupt definitions */
 67static void zpci_irq_handler(struct airq_struct *airq);
 68
 69static struct airq_struct zpci_airq = {
 70	.handler = zpci_irq_handler,
 71	.isc = PCI_ISC,
 72};
 73
 74/* I/O Map */
 75static DEFINE_SPINLOCK(zpci_iomap_lock);
 76static DECLARE_BITMAP(zpci_iomap, ZPCI_IOMAP_MAX_ENTRIES);
 77struct zpci_iomap_entry *zpci_iomap_start;
 78EXPORT_SYMBOL_GPL(zpci_iomap_start);
 79
 
 
 80static struct kmem_cache *zdev_fmb_cache;
 81
 82struct zpci_dev *get_zdev(struct pci_dev *pdev)
 83{
 84	return (struct zpci_dev *) pdev->sysdata;
 85}
 
 86
 87struct zpci_dev *get_zdev_by_fid(u32 fid)
 88{
 89	struct zpci_dev *tmp, *zdev = NULL;
 90
 91	spin_lock(&zpci_list_lock);
 92	list_for_each_entry(tmp, &zpci_list, entry) {
 93		if (tmp->fid == fid) {
 94			zdev = tmp;
 
 95			break;
 96		}
 97	}
 98	spin_unlock(&zpci_list_lock);
 99	return zdev;
100}
101
102static struct zpci_dev *get_zdev_by_bus(struct pci_bus *bus)
103{
104	return (bus && bus->sysdata) ? (struct zpci_dev *) bus->sysdata : NULL;
 
 
 
 
 
 
 
 
 
 
 
 
 
 
105}
106
107int pci_domain_nr(struct pci_bus *bus)
108{
109	return ((struct zpci_dev *) bus->sysdata)->domain;
110}
111EXPORT_SYMBOL_GPL(pci_domain_nr);
112
113int pci_proc_domain(struct pci_bus *bus)
114{
115	return pci_domain_nr(bus);
116}
117EXPORT_SYMBOL_GPL(pci_proc_domain);
118
119/* Modify PCI: Register adapter interruptions */
120static int zpci_set_airq(struct zpci_dev *zdev)
121{
122	u64 req = ZPCI_CREATE_REQ(zdev->fh, 0, ZPCI_MOD_FC_REG_INT);
123	struct zpci_fib fib = {0};
124
125	fib.isc = PCI_ISC;
126	fib.sum = 1;		/* enable summary notifications */
127	fib.noi = airq_iv_end(zdev->aibv);
128	fib.aibv = (unsigned long) zdev->aibv->vector;
129	fib.aibvo = 0;		/* each zdev has its own interrupt vector */
130	fib.aisb = (unsigned long) zpci_aisb_iv->vector + (zdev->aisb/64)*8;
131	fib.aisbo = zdev->aisb & 63;
132
133	return zpci_mod_fc(req, &fib);
134}
135
136struct mod_pci_args {
137	u64 base;
138	u64 limit;
139	u64 iota;
140	u64 fmb_addr;
141};
142
143static int mod_pci(struct zpci_dev *zdev, int fn, u8 dmaas, struct mod_pci_args *args)
144{
145	u64 req = ZPCI_CREATE_REQ(zdev->fh, dmaas, fn);
146	struct zpci_fib fib = {0};
147
148	fib.pba = args->base;
149	fib.pal = args->limit;
150	fib.iota = args->iota;
151	fib.fmb_addr = args->fmb_addr;
152
153	return zpci_mod_fc(req, &fib);
154}
155
156/* Modify PCI: Register I/O address translation parameters */
157int zpci_register_ioat(struct zpci_dev *zdev, u8 dmaas,
158		       u64 base, u64 limit, u64 iota)
159{
160	struct mod_pci_args args = { base, limit, iota, 0 };
 
 
161
162	WARN_ON_ONCE(iota & 0x3fff);
163	args.iota |= ZPCI_IOTA_RTTO_FLAG;
164	return mod_pci(zdev, ZPCI_MOD_FC_REG_IOAT, dmaas, &args);
 
 
 
 
 
 
165}
 
166
167/* Modify PCI: Unregister I/O address translation parameters */
168int zpci_unregister_ioat(struct zpci_dev *zdev, u8 dmaas)
169{
170	struct mod_pci_args args = { 0, 0, 0, 0 };
 
 
171
172	return mod_pci(zdev, ZPCI_MOD_FC_DEREG_IOAT, dmaas, &args);
173}
174
175/* Modify PCI: Unregister adapter interruptions */
176static int zpci_clear_airq(struct zpci_dev *zdev)
177{
178	struct mod_pci_args args = { 0, 0, 0, 0 };
179
180	return mod_pci(zdev, ZPCI_MOD_FC_DEREG_INT, 0, &args);
181}
182
183/* Modify PCI: Set PCI function measurement parameters */
184int zpci_fmb_enable_device(struct zpci_dev *zdev)
185{
186	struct mod_pci_args args = { 0, 0, 0, 0 };
 
 
187
188	if (zdev->fmb)
189		return -EINVAL;
190
191	zdev->fmb = kmem_cache_zalloc(zdev_fmb_cache, GFP_KERNEL);
192	if (!zdev->fmb)
193		return -ENOMEM;
194	WARN_ON((u64) zdev->fmb & 0xf);
195
196	args.fmb_addr = virt_to_phys(zdev->fmb);
197	return mod_pci(zdev, ZPCI_MOD_FC_SET_MEASURE, 0, &args);
 
 
 
 
 
 
 
 
 
 
 
198}
199
200/* Modify PCI: Disable PCI function measurement */
201int zpci_fmb_disable_device(struct zpci_dev *zdev)
202{
203	struct mod_pci_args args = { 0, 0, 0, 0 };
204	int rc;
 
205
206	if (!zdev->fmb)
207		return -EINVAL;
208
 
 
209	/* Function measurement is disabled if fmb address is zero */
210	rc = mod_pci(zdev, ZPCI_MOD_FC_SET_MEASURE, 0, &args);
211
212	kmem_cache_free(zdev_fmb_cache, zdev->fmb);
213	zdev->fmb = NULL;
214	return rc;
 
 
 
 
215}
216
217#define ZPCI_PCIAS_CFGSPC	15
218
219static int zpci_cfg_load(struct zpci_dev *zdev, int offset, u32 *val, u8 len)
220{
221	u64 req = ZPCI_CREATE_REQ(zdev->fh, ZPCI_PCIAS_CFGSPC, len);
222	u64 data;
223	int rc;
224
225	rc = zpci_load(&data, req, offset);
226	if (!rc) {
227		data = data << ((8 - len) * 8);
228		data = le64_to_cpu(data);
229		*val = (u32) data;
230	} else
231		*val = 0xffffffff;
232	return rc;
233}
234
235static int zpci_cfg_store(struct zpci_dev *zdev, int offset, u32 val, u8 len)
236{
237	u64 req = ZPCI_CREATE_REQ(zdev->fh, ZPCI_PCIAS_CFGSPC, len);
238	u64 data = val;
239	int rc;
240
241	data = cpu_to_le64(data);
242	data = data >> ((8 - len) * 8);
243	rc = zpci_store(data, req, offset);
244	return rc;
245}
246
247static int zpci_msi_set_mask_bits(struct msi_desc *msi, u32 mask, u32 flag)
 
 
248{
249	int offset, pos;
250	u32 mask_bits;
251
252	if (msi->msi_attrib.is_msix) {
253		offset = msi->msi_attrib.entry_nr * PCI_MSIX_ENTRY_SIZE +
254			PCI_MSIX_ENTRY_VECTOR_CTRL;
255		msi->masked = readl(msi->mask_base + offset);
256		writel(flag, msi->mask_base + offset);
257	} else if (msi->msi_attrib.maskbit) {
258		pos = (long) msi->mask_base;
259		pci_read_config_dword(msi->dev, pos, &mask_bits);
260		mask_bits &= ~(mask);
261		mask_bits |= flag & mask;
262		pci_write_config_dword(msi->dev, pos, mask_bits);
263	} else
264		return 0;
265
266	msi->msi_attrib.maskbit = !!flag;
267	return 1;
268}
269
270static void zpci_enable_irq(struct irq_data *data)
271{
272	struct msi_desc *msi = irq_get_msi_desc(data->irq);
 
 
273
274	zpci_msi_set_mask_bits(msi, 1, 0);
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
275}
276
277static void zpci_disable_irq(struct irq_data *data)
278{
279	struct msi_desc *msi = irq_get_msi_desc(data->irq);
 
 
280
281	zpci_msi_set_mask_bits(msi, 1, 1);
 
 
282}
 
283
284void pcibios_fixup_bus(struct pci_bus *bus)
285{
 
286}
 
287
288resource_size_t pcibios_align_resource(void *data, const struct resource *res,
289				       resource_size_t size,
290				       resource_size_t align)
291{
292	return 0;
293}
 
294
295/* combine single writes by using store-block insn */
296void __iowrite64_copy(void __iomem *to, const void *from, size_t count)
297{
298       zpci_memcpy_toio(to, from, count);
 
299}
 
300
301/* Create a virtual mapping cookie for a PCI BAR */
302void __iomem *pci_iomap(struct pci_dev *pdev, int bar, unsigned long max)
 
303{
304	struct zpci_dev *zdev =	get_zdev(pdev);
305	u64 addr;
306	int idx;
307
308	if ((bar & 7) != bar)
309		return NULL;
310
311	idx = zdev->bars[bar].map_idx;
312	spin_lock(&zpci_iomap_lock);
 
 
313	zpci_iomap_start[idx].fh = zdev->fh;
314	zpci_iomap_start[idx].bar = bar;
315	spin_unlock(&zpci_iomap_lock);
316
317	addr = ZPCI_IOMAP_ADDR_BASE | ((u64) idx << 48);
318	return (void __iomem *) addr;
319}
320EXPORT_SYMBOL_GPL(pci_iomap);
321
322void pci_iounmap(struct pci_dev *pdev, void __iomem *addr)
 
 
323{
324	unsigned int idx;
 
 
325
326	idx = (((__force u64) addr) & ~ZPCI_IOMAP_ADDR_BASE) >> 48;
327	spin_lock(&zpci_iomap_lock);
328	zpci_iomap_start[idx].fh = 0;
329	zpci_iomap_start[idx].bar = 0;
330	spin_unlock(&zpci_iomap_lock);
331}
332EXPORT_SYMBOL_GPL(pci_iounmap);
333
334static int pci_read(struct pci_bus *bus, unsigned int devfn, int where,
335		    int size, u32 *val)
336{
337	struct zpci_dev *zdev = get_zdev_by_bus(bus);
338	int ret;
339
340	if (!zdev || devfn != ZPCI_DEVFN)
341		ret = -ENODEV;
342	else
343		ret = zpci_cfg_load(zdev, where, val, size);
 
 
344
345	return ret;
 
 
346}
 
347
348static int pci_write(struct pci_bus *bus, unsigned int devfn, int where,
349		     int size, u32 val)
350{
351	struct zpci_dev *zdev = get_zdev_by_bus(bus);
352	int ret;
353
354	if (!zdev || devfn != ZPCI_DEVFN)
355		ret = -ENODEV;
356	else
357		ret = zpci_cfg_store(zdev, where, val, size);
358
359	return ret;
 
360}
361
362static struct pci_ops pci_root_ops = {
363	.read = pci_read,
364	.write = pci_write,
365};
366
367static void zpci_irq_handler(struct airq_struct *airq)
368{
369	unsigned long si, ai;
370	struct airq_iv *aibv;
371	int irqs_on = 0;
372
373	inc_irq_stat(IRQIO_PCI);
374	for (si = 0;;) {
375		/* Scan adapter summary indicator bit vector */
376		si = airq_iv_scan(zpci_aisb_iv, si, airq_iv_end(zpci_aisb_iv));
377		if (si == -1UL) {
378			if (irqs_on++)
379				/* End of second scan with interrupts on. */
380				break;
381			/* First scan complete, reenable interrupts. */
382			zpci_set_irq_ctrl(SIC_IRQ_MODE_SINGLE, NULL, PCI_ISC);
383			si = 0;
384			continue;
385		}
386
387		/* Scan the adapter interrupt vector for this device. */
388		aibv = zpci_aibv[si];
389		for (ai = 0;;) {
390			ai = airq_iv_scan(aibv, ai, airq_iv_end(aibv));
391			if (ai == -1UL)
392				break;
393			inc_irq_stat(IRQIO_MSI);
394			airq_iv_lock(aibv, ai);
395			generic_handle_irq(airq_iv_get_data(aibv, ai));
396			airq_iv_unlock(aibv, ai);
397		}
398	}
399}
 
400
401int arch_setup_msi_irqs(struct pci_dev *pdev, int nvec, int type)
402{
403	struct zpci_dev *zdev = get_zdev(pdev);
404	unsigned int hwirq, irq, msi_vecs;
405	unsigned long aisb;
406	struct msi_desc *msi;
407	struct msi_msg msg;
408	int rc;
409
410	if (type == PCI_CAP_ID_MSI && nvec > 1)
411		return 1;
412	msi_vecs = min(nvec, ZPCI_MSI_VEC_MAX);
413	msi_vecs = min_t(unsigned int, msi_vecs, CONFIG_PCI_NR_MSI);
414
415	/* Allocate adapter summary indicator bit */
416	rc = -EIO;
417	aisb = airq_iv_alloc_bit(zpci_aisb_iv);
418	if (aisb == -1UL)
419		goto out;
420	zdev->aisb = aisb;
421
422	/* Create adapter interrupt vector */
423	rc = -ENOMEM;
424	zdev->aibv = airq_iv_create(msi_vecs, AIRQ_IV_DATA | AIRQ_IV_BITLOCK);
425	if (!zdev->aibv)
426		goto out_si;
427
428	/* Wire up shortcut pointer */
429	zpci_aibv[aisb] = zdev->aibv;
430
431	/* Request MSI interrupts */
432	hwirq = 0;
433	list_for_each_entry(msi, &pdev->msi_list, list) {
434		rc = -EIO;
435		irq = irq_alloc_desc(0);	/* Alloc irq on node 0 */
436		if (irq == NO_IRQ)
437			goto out_msi;
438		rc = irq_set_msi_desc(irq, msi);
439		if (rc)
440			goto out_msi;
441		irq_set_chip_and_handler(irq, &zpci_irq_chip,
442					 handle_simple_irq);
443		msg.data = hwirq;
444		msg.address_lo = zdev->msi_addr & 0xffffffff;
445		msg.address_hi = zdev->msi_addr >> 32;
446		write_msi_msg(irq, &msg);
447		airq_iv_set_data(zdev->aibv, hwirq, irq);
448		hwirq++;
449	}
 
 
450
451	/* Enable adapter interrupts */
452	rc = zpci_set_airq(zdev);
453	if (rc)
454		goto out_msi;
455
456	return (msi_vecs == nvec) ? 0 : msi_vecs;
457
458out_msi:
459	list_for_each_entry(msi, &pdev->msi_list, list) {
460		if (hwirq-- == 0)
461			break;
462		irq_set_msi_desc(msi->irq, NULL);
463		irq_free_desc(msi->irq);
464		msi->msg.address_lo = 0;
465		msi->msg.address_hi = 0;
466		msi->msg.data = 0;
467		msi->irq = 0;
468	}
469	zpci_aibv[aisb] = NULL;
470	airq_iv_release(zdev->aibv);
471out_si:
472	airq_iv_free_bit(zpci_aisb_iv, aisb);
473out:
474	return rc;
475}
 
476
477void arch_teardown_msi_irqs(struct pci_dev *pdev)
 
478{
479	struct zpci_dev *zdev = get_zdev(pdev);
480	struct msi_desc *msi;
481	int rc;
482
483	/* Disable adapter interrupts */
484	rc = zpci_clear_airq(zdev);
485	if (rc)
486		return;
487
488	/* Release MSI interrupts */
489	list_for_each_entry(msi, &pdev->msi_list, list) {
490		zpci_msi_set_mask_bits(msi, 1, 1);
491		irq_set_msi_desc(msi->irq, NULL);
492		irq_free_desc(msi->irq);
493		msi->msg.address_lo = 0;
494		msi->msg.address_hi = 0;
495		msi->msg.data = 0;
496		msi->irq = 0;
497	}
498
499	zpci_aibv[zdev->aisb] = NULL;
500	airq_iv_release(zdev->aibv);
501	airq_iv_free_bit(zpci_aisb_iv, zdev->aisb);
502}
503
504static void zpci_map_resources(struct zpci_dev *zdev)
 
 
 
 
 
505{
506	struct pci_dev *pdev = zdev->pdev;
507	resource_size_t len;
508	int i;
509
510	for (i = 0; i < PCI_BAR_COUNT; i++) {
511		len = pci_resource_len(pdev, i);
512		if (!len)
513			continue;
514		pdev->resource[i].start = (resource_size_t) pci_iomap(pdev, i, 0);
 
 
 
 
 
 
515		pdev->resource[i].end = pdev->resource[i].start + len - 1;
516	}
 
 
517}
518
519static void zpci_unmap_resources(struct zpci_dev *zdev)
520{
521	struct pci_dev *pdev = zdev->pdev;
522	resource_size_t len;
523	int i;
524
525	for (i = 0; i < PCI_BAR_COUNT; i++) {
 
 
 
526		len = pci_resource_len(pdev, i);
527		if (!len)
528			continue;
529		pci_iounmap(pdev, (void *) pdev->resource[i].start);
 
530	}
531}
532
533int pcibios_add_platform_entries(struct pci_dev *pdev)
534{
535	return zpci_sysfs_add_device(&pdev->dev);
536}
537
538static int __init zpci_irq_init(void)
539{
540	int rc;
541
542	rc = register_adapter_interrupt(&zpci_airq);
543	if (rc)
544		goto out;
545	/* Set summary to 1 to be called every time for the ISC. */
546	*zpci_airq.lsi_ptr = 1;
547
548	rc = -ENOMEM;
549	zpci_aisb_iv = airq_iv_create(ZPCI_NR_DEVICES, AIRQ_IV_ALLOC);
550	if (!zpci_aisb_iv)
551		goto out_airq;
552
553	zpci_set_irq_ctrl(SIC_IRQ_MODE_SINGLE, NULL, PCI_ISC);
554	return 0;
555
556out_airq:
557	unregister_adapter_interrupt(&zpci_airq);
558out:
559	return rc;
560}
561
562static void zpci_irq_exit(void)
563{
564	airq_iv_release(zpci_aisb_iv);
565	unregister_adapter_interrupt(&zpci_airq);
566}
567
568static int zpci_alloc_iomap(struct zpci_dev *zdev)
569{
570	int entry;
571
572	spin_lock(&zpci_iomap_lock);
573	entry = find_first_zero_bit(zpci_iomap, ZPCI_IOMAP_MAX_ENTRIES);
574	if (entry == ZPCI_IOMAP_MAX_ENTRIES) {
575		spin_unlock(&zpci_iomap_lock);
576		return -ENOSPC;
577	}
578	set_bit(entry, zpci_iomap);
579	spin_unlock(&zpci_iomap_lock);
580	return entry;
581}
582
583static void zpci_free_iomap(struct zpci_dev *zdev, int entry)
584{
585	spin_lock(&zpci_iomap_lock);
586	memset(&zpci_iomap_start[entry], 0, sizeof(struct zpci_iomap_entry));
587	clear_bit(entry, zpci_iomap);
588	spin_unlock(&zpci_iomap_lock);
589}
590
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
591static struct resource *__alloc_res(struct zpci_dev *zdev, unsigned long start,
592				    unsigned long size, unsigned long flags)
593{
594	struct resource *r;
595
596	r = kzalloc(sizeof(*r), GFP_KERNEL);
597	if (!r)
598		return NULL;
599
600	r->start = start;
601	r->end = r->start + size - 1;
602	r->flags = flags;
603	r->name = zdev->res_name;
604
605	if (request_resource(&iomem_resource, r)) {
606		kfree(r);
607		return NULL;
608	}
609	return r;
610}
611
612static int zpci_setup_bus_resources(struct zpci_dev *zdev,
613				    struct list_head *resources)
614{
615	unsigned long addr, size, flags;
616	struct resource *res;
617	int i, entry;
618
619	snprintf(zdev->res_name, sizeof(zdev->res_name),
620		 "PCI Bus %04x:%02x", zdev->domain, ZPCI_BUS_NR);
621
622	for (i = 0; i < PCI_BAR_COUNT; i++) {
623		if (!zdev->bars[i].size)
624			continue;
625		entry = zpci_alloc_iomap(zdev);
626		if (entry < 0)
627			return entry;
628		zdev->bars[i].map_idx = entry;
629
630		/* only MMIO is supported */
631		flags = IORESOURCE_MEM;
632		if (zdev->bars[i].val & 8)
633			flags |= IORESOURCE_PREFETCH;
634		if (zdev->bars[i].val & 4)
635			flags |= IORESOURCE_MEM_64;
636
637		addr = ZPCI_IOMAP_ADDR_BASE + ((u64) entry << 48);
638
 
 
639		size = 1UL << zdev->bars[i].size;
640
641		res = __alloc_res(zdev, addr, size, flags);
642		if (!res) {
643			zpci_free_iomap(zdev, entry);
644			return -ENOMEM;
645		}
646		zdev->bars[i].res = res;
647		pci_add_resource(resources, res);
648	}
 
649
650	return 0;
651}
652
653static void zpci_cleanup_bus_resources(struct zpci_dev *zdev)
654{
655	int i;
656
657	for (i = 0; i < PCI_BAR_COUNT; i++) {
658		if (!zdev->bars[i].size)
659			continue;
660
661		zpci_free_iomap(zdev, zdev->bars[i].map_idx);
662		release_resource(zdev->bars[i].res);
663		kfree(zdev->bars[i].res);
664	}
 
665}
666
667int pcibios_add_device(struct pci_dev *pdev)
668{
669	struct zpci_dev *zdev = get_zdev(pdev);
670	struct resource *res;
671	int i;
672
673	zdev->pdev = pdev;
674	zpci_map_resources(zdev);
 
 
 
 
 
 
675
676	for (i = 0; i < PCI_BAR_COUNT; i++) {
677		res = &pdev->resource[i];
678		if (res->parent || !res->flags)
679			continue;
680		pci_claim_resource(pdev, i);
681	}
682
683	return 0;
684}
685
 
 
 
 
 
 
 
 
686int pcibios_enable_device(struct pci_dev *pdev, int mask)
687{
688	struct zpci_dev *zdev = get_zdev(pdev);
689
690	zdev->pdev = pdev;
691	zpci_debug_init_device(zdev);
692	zpci_fmb_enable_device(zdev);
693	zpci_map_resources(zdev);
694
695	return pci_enable_resources(pdev, mask);
696}
697
698void pcibios_disable_device(struct pci_dev *pdev)
699{
700	struct zpci_dev *zdev = get_zdev(pdev);
701
702	zpci_unmap_resources(zdev);
703	zpci_fmb_disable_device(zdev);
704	zpci_debug_exit_device(zdev);
705	zdev->pdev = NULL;
706}
707
708#ifdef CONFIG_HIBERNATE_CALLBACKS
709static int zpci_restore(struct device *dev)
710{
711	struct zpci_dev *zdev = get_zdev(to_pci_dev(dev));
712	int ret = 0;
713
714	if (zdev->state != ZPCI_FN_STATE_ONLINE)
715		goto out;
716
717	ret = clp_enable_fh(zdev, ZPCI_NR_DMA_SPACES);
718	if (ret)
719		goto out;
720
721	zpci_map_resources(zdev);
722	zpci_register_ioat(zdev, 0, zdev->start_dma + PAGE_OFFSET,
723			   zdev->start_dma + zdev->iommu_size - 1,
724			   (u64) zdev->dma_table);
725
726out:
727	return ret;
728}
729
730static int zpci_freeze(struct device *dev)
731{
732	struct zpci_dev *zdev = get_zdev(to_pci_dev(dev));
733
734	if (zdev->state != ZPCI_FN_STATE_ONLINE)
735		return 0;
736
737	zpci_unregister_ioat(zdev, 0);
738	return clp_disable_fh(zdev);
 
 
 
 
 
739}
740
741struct dev_pm_ops pcibios_pm_ops = {
742	.thaw_noirq = zpci_restore,
743	.freeze_noirq = zpci_freeze,
744	.restore_noirq = zpci_restore,
745	.poweroff_noirq = zpci_freeze,
746};
747#endif /* CONFIG_HIBERNATE_CALLBACKS */
748
749static int zpci_alloc_domain(struct zpci_dev *zdev)
750{
751	spin_lock(&zpci_domain_lock);
752	zdev->domain = find_first_zero_bit(zpci_domain, ZPCI_NR_DEVICES);
753	if (zdev->domain == ZPCI_NR_DEVICES) {
754		spin_unlock(&zpci_domain_lock);
755		return -ENOSPC;
756	}
757	set_bit(zdev->domain, zpci_domain);
758	spin_unlock(&zpci_domain_lock);
759	return 0;
760}
761
762static void zpci_free_domain(struct zpci_dev *zdev)
763{
764	spin_lock(&zpci_domain_lock);
765	clear_bit(zdev->domain, zpci_domain);
766	spin_unlock(&zpci_domain_lock);
767}
768
769void pcibios_remove_bus(struct pci_bus *bus)
 
770{
771	struct zpci_dev *zdev = get_zdev_by_bus(bus);
 
772
773	zpci_exit_slot(zdev);
774	zpci_cleanup_bus_resources(zdev);
775	zpci_free_domain(zdev);
 
 
 
 
776
777	spin_lock(&zpci_list_lock);
778	list_del(&zdev->entry);
779	spin_unlock(&zpci_list_lock);
 
780
781	kfree(zdev);
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
782}
 
783
784static int zpci_scan_bus(struct zpci_dev *zdev)
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
785{
786	LIST_HEAD(resources);
787	int ret;
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
788
789	ret = zpci_setup_bus_resources(zdev, &resources);
790	if (ret)
791		return ret;
792
793	zdev->bus = pci_scan_root_bus(NULL, ZPCI_BUS_NR, &pci_root_ops,
794				      zdev, &resources);
795	if (!zdev->bus) {
796		zpci_cleanup_bus_resources(zdev);
797		return -EIO;
798	}
799
800	zdev->bus->max_bus_speed = zdev->max_bus_speed;
801	return 0;
802}
803
804int zpci_enable_device(struct zpci_dev *zdev)
 
 
 
 
 
 
 
 
 
 
 
805{
 
806	int rc;
807
808	rc = clp_enable_fh(zdev, ZPCI_NR_DMA_SPACES);
 
 
 
 
 
 
 
 
 
 
809	if (rc)
810		goto out;
 
 
 
 
 
 
 
 
 
811
812	rc = zpci_dma_init_device(zdev);
813	if (rc)
814		goto out_dma;
 
 
 
 
 
 
 
 
 
 
 
 
 
 
815
816	zdev->state = ZPCI_FN_STATE_ONLINE;
817	return 0;
 
818
819out_dma:
820	clp_disable_fh(zdev);
821out:
822	return rc;
823}
824EXPORT_SYMBOL_GPL(zpci_enable_device);
825
826int zpci_disable_device(struct zpci_dev *zdev)
 
 
 
 
 
 
 
 
 
 
 
 
 
827{
828	zpci_dma_exit_device(zdev);
829	return clp_disable_fh(zdev);
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
830}
831EXPORT_SYMBOL_GPL(zpci_disable_device);
832
833int zpci_create_device(struct zpci_dev *zdev)
 
 
 
 
 
 
 
 
 
 
834{
835	int rc;
836
837	rc = zpci_alloc_domain(zdev);
838	if (rc)
839		goto out;
840
841	if (zdev->state == ZPCI_FN_STATE_CONFIGURED) {
842		rc = zpci_enable_device(zdev);
843		if (rc)
844			goto out_free;
845	}
846	rc = zpci_scan_bus(zdev);
 
 
 
 
 
 
 
847	if (rc)
848		goto out_disable;
 
 
 
 
849
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
850	spin_lock(&zpci_list_lock);
851	list_add_tail(&zdev->entry, &zpci_list);
852	spin_unlock(&zpci_list_lock);
 
 
 
 
853
854	zpci_init_slot(zdev);
 
 
 
855
856	return 0;
 
857
858out_disable:
859	if (zdev->state == ZPCI_FN_STATE_ONLINE)
 
860		zpci_disable_device(zdev);
861out_free:
862	zpci_free_domain(zdev);
863out:
864	return rc;
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
865}
 
866
867void zpci_stop_device(struct zpci_dev *zdev)
 
 
 
 
 
 
 
 
 
 
868{
869	zpci_dma_exit_device(zdev);
870	/*
871	 * Note: SCLP disables fh via set-pci-fn so don't
872	 * do that here.
873	 */
 
 
 
 
 
 
 
874}
875EXPORT_SYMBOL_GPL(zpci_stop_device);
876
877static inline int barsize(u8 size)
 
 
 
 
 
 
 
 
 
 
 
878{
879	return (size) ? (1 << size) >> 10 : 0;
 
 
 
 
 
 
 
 
 
 
 
880}
881
882static int zpci_mem_init(void)
883{
 
 
 
884	zdev_fmb_cache = kmem_cache_create("PCI_FMB_cache", sizeof(struct zpci_fmb),
885				16, 0, NULL);
886	if (!zdev_fmb_cache)
887		goto error_zdev;
888
889	/* TODO: use realloc */
890	zpci_iomap_start = kzalloc(ZPCI_IOMAP_MAX_ENTRIES * sizeof(*zpci_iomap_start),
891				   GFP_KERNEL);
892	if (!zpci_iomap_start)
893		goto error_iomap;
 
 
 
 
 
 
 
 
 
894	return 0;
895
 
896error_iomap:
897	kmem_cache_destroy(zdev_fmb_cache);
898error_zdev:
899	return -ENOMEM;
900}
901
902static void zpci_mem_exit(void)
903{
 
904	kfree(zpci_iomap_start);
905	kmem_cache_destroy(zdev_fmb_cache);
906}
907
908static unsigned int s390_pci_probe = 1;
 
909static unsigned int s390_pci_initialized;
910
911char * __init pcibios_setup(char *str)
912{
913	if (!strcmp(str, "off")) {
914		s390_pci_probe = 0;
915		return NULL;
916	}
 
 
 
 
 
 
 
 
 
 
 
 
917	return str;
918}
919
920bool zpci_is_enabled(void)
921{
922	return s390_pci_initialized;
923}
924
925static int __init pci_base_init(void)
926{
927	int rc;
928
929	if (!s390_pci_probe)
930		return 0;
931
932	if (!test_facility(2) || !test_facility(69)
933	    || !test_facility(71) || !test_facility(72))
934		return 0;
 
 
 
 
 
 
935
936	rc = zpci_debug_init();
937	if (rc)
938		goto out;
939
940	rc = zpci_mem_init();
941	if (rc)
942		goto out_mem;
943
944	rc = zpci_irq_init();
945	if (rc)
946		goto out_irq;
947
948	rc = zpci_dma_init();
949	if (rc)
950		goto out_dma;
951
952	rc = clp_scan_pci_devices();
953	if (rc)
954		goto out_find;
 
955
956	s390_pci_initialized = 1;
957	return 0;
958
959out_find:
960	zpci_dma_exit();
961out_dma:
962	zpci_irq_exit();
963out_irq:
964	zpci_mem_exit();
965out_mem:
966	zpci_debug_exit();
967out:
968	return rc;
969}
970subsys_initcall_sync(pci_base_init);
971
972void zpci_rescan(void)
973{
974	if (zpci_is_enabled())
975		clp_rescan_pci_devices_simple();
976}