Linux Audio

Check our new training course

Loading...
v5.4
   1// SPDX-License-Identifier: GPL-2.0
   2/*
   3 *  SMP related functions
   4 *
   5 *    Copyright IBM Corp. 1999, 2012
   6 *    Author(s): Denis Joseph Barrow,
   7 *		 Martin Schwidefsky <schwidefsky@de.ibm.com>,
   8 *		 Heiko Carstens <heiko.carstens@de.ibm.com>,
   9 *
  10 *  based on other smp stuff by
  11 *    (c) 1995 Alan Cox, CymruNET Ltd  <alan@cymru.net>
  12 *    (c) 1998 Ingo Molnar
  13 *
  14 * The code outside of smp.c uses logical cpu numbers, only smp.c does
  15 * the translation of logical to physical cpu ids. All new code that
  16 * operates on physical cpu numbers needs to go into smp.c.
  17 */
  18
  19#define KMSG_COMPONENT "cpu"
  20#define pr_fmt(fmt) KMSG_COMPONENT ": " fmt
  21
  22#include <linux/workqueue.h>
  23#include <linux/memblock.h>
  24#include <linux/export.h>
  25#include <linux/init.h>
  26#include <linux/mm.h>
  27#include <linux/err.h>
  28#include <linux/spinlock.h>
  29#include <linux/kernel_stat.h>
  30#include <linux/delay.h>
  31#include <linux/interrupt.h>
  32#include <linux/irqflags.h>
 
  33#include <linux/cpu.h>
  34#include <linux/slab.h>
  35#include <linux/sched/hotplug.h>
  36#include <linux/sched/task_stack.h>
  37#include <linux/crash_dump.h>
  38#include <linux/kprobes.h>
  39#include <asm/asm-offsets.h>
  40#include <asm/diag.h>
  41#include <asm/switch_to.h>
  42#include <asm/facility.h>
  43#include <asm/ipl.h>
  44#include <asm/setup.h>
  45#include <asm/irq.h>
  46#include <asm/tlbflush.h>
  47#include <asm/vtimer.h>
  48#include <asm/lowcore.h>
  49#include <asm/sclp.h>
  50#include <asm/vdso.h>
  51#include <asm/debug.h>
  52#include <asm/os_info.h>
  53#include <asm/sigp.h>
  54#include <asm/idle.h>
  55#include <asm/nmi.h>
  56#include <asm/stacktrace.h>
  57#include <asm/topology.h>
 
  58#include "entry.h"
  59
  60enum {
  61	ec_schedule = 0,
  62	ec_call_function_single,
  63	ec_stop_cpu,
 
 
  64};
  65
  66enum {
  67	CPU_STATE_STANDBY,
  68	CPU_STATE_CONFIGURED,
  69};
  70
  71static DEFINE_PER_CPU(struct cpu *, cpu_device);
  72
  73struct pcpu {
  74	struct lowcore *lowcore;	/* lowcore page(s) for the cpu */
  75	unsigned long ec_mask;		/* bit mask for ec_xxx functions */
  76	unsigned long ec_clk;		/* sigp timestamp for ec_xxx */
  77	signed char state;		/* physical cpu state */
  78	signed char polarization;	/* physical polarization */
  79	u16 address;			/* physical cpu address */
  80};
  81
  82static u8 boot_core_type;
  83static struct pcpu pcpu_devices[NR_CPUS];
  84
  85unsigned int smp_cpu_mt_shift;
  86EXPORT_SYMBOL(smp_cpu_mt_shift);
  87
  88unsigned int smp_cpu_mtid;
  89EXPORT_SYMBOL(smp_cpu_mtid);
  90
  91#ifdef CONFIG_CRASH_DUMP
  92__vector128 __initdata boot_cpu_vector_save_area[__NUM_VXRS];
  93#endif
  94
  95static unsigned int smp_max_threads __initdata = -1U;
 
  96
  97static int __init early_nosmt(char *s)
  98{
  99	smp_max_threads = 1;
 100	return 0;
 101}
 102early_param("nosmt", early_nosmt);
 103
 104static int __init early_smt(char *s)
 105{
 106	get_option(&s, &smp_max_threads);
 107	return 0;
 108}
 109early_param("smt", early_smt);
 110
 111/*
 112 * The smp_cpu_state_mutex must be held when changing the state or polarization
 113 * member of a pcpu data structure within the pcpu_devices arreay.
 114 */
 115DEFINE_MUTEX(smp_cpu_state_mutex);
 116
 117/*
 118 * Signal processor helper functions.
 119 */
 120static inline int __pcpu_sigp_relax(u16 addr, u8 order, unsigned long parm)
 121{
 122	int cc;
 123
 124	while (1) {
 125		cc = __pcpu_sigp(addr, order, parm, NULL);
 126		if (cc != SIGP_CC_BUSY)
 127			return cc;
 128		cpu_relax();
 129	}
 130}
 131
 132static int pcpu_sigp_retry(struct pcpu *pcpu, u8 order, u32 parm)
 133{
 134	int cc, retry;
 135
 136	for (retry = 0; ; retry++) {
 137		cc = __pcpu_sigp(pcpu->address, order, parm, NULL);
 138		if (cc != SIGP_CC_BUSY)
 139			break;
 140		if (retry >= 3)
 141			udelay(10);
 142	}
 143	return cc;
 144}
 145
 146static inline int pcpu_stopped(struct pcpu *pcpu)
 147{
 148	u32 uninitialized_var(status);
 149
 150	if (__pcpu_sigp(pcpu->address, SIGP_SENSE,
 151			0, &status) != SIGP_CC_STATUS_STORED)
 152		return 0;
 153	return !!(status & (SIGP_STATUS_CHECK_STOP|SIGP_STATUS_STOPPED));
 154}
 155
 156static inline int pcpu_running(struct pcpu *pcpu)
 157{
 158	if (__pcpu_sigp(pcpu->address, SIGP_SENSE_RUNNING,
 159			0, NULL) != SIGP_CC_STATUS_STORED)
 160		return 1;
 161	/* Status stored condition code is equivalent to cpu not running. */
 162	return 0;
 163}
 164
 165/*
 166 * Find struct pcpu by cpu address.
 167 */
 168static struct pcpu *pcpu_find_address(const struct cpumask *mask, u16 address)
 169{
 170	int cpu;
 171
 172	for_each_cpu(cpu, mask)
 173		if (pcpu_devices[cpu].address == address)
 174			return pcpu_devices + cpu;
 175	return NULL;
 176}
 177
 178static void pcpu_ec_call(struct pcpu *pcpu, int ec_bit)
 179{
 180	int order;
 181
 182	if (test_and_set_bit(ec_bit, &pcpu->ec_mask))
 183		return;
 184	order = pcpu_running(pcpu) ? SIGP_EXTERNAL_CALL : SIGP_EMERGENCY_SIGNAL;
 185	pcpu->ec_clk = get_tod_clock_fast();
 186	pcpu_sigp_retry(pcpu, order, 0);
 187}
 188
 189static int pcpu_alloc_lowcore(struct pcpu *pcpu, int cpu)
 190{
 191	unsigned long async_stack, nodat_stack;
 192	struct lowcore *lc;
 193
 194	if (pcpu != &pcpu_devices[0]) {
 195		pcpu->lowcore =	(struct lowcore *)
 196			__get_free_pages(GFP_KERNEL | GFP_DMA, LC_ORDER);
 197		nodat_stack = __get_free_pages(GFP_KERNEL, THREAD_SIZE_ORDER);
 198		if (!pcpu->lowcore || !nodat_stack)
 199			goto out;
 200	} else {
 201		nodat_stack = pcpu->lowcore->nodat_stack - STACK_INIT_OFFSET;
 202	}
 203	async_stack = stack_alloc();
 204	if (!async_stack)
 
 205		goto out;
 206	lc = pcpu->lowcore;
 207	memcpy(lc, &S390_lowcore, 512);
 208	memset((char *) lc + 512, 0, sizeof(*lc) - 512);
 209	lc->async_stack = async_stack + STACK_INIT_OFFSET;
 210	lc->nodat_stack = nodat_stack + STACK_INIT_OFFSET;
 
 211	lc->cpu_nr = cpu;
 212	lc->spinlock_lockval = arch_spin_lockval(cpu);
 213	lc->spinlock_index = 0;
 214	lc->br_r1_trampoline = 0x07f1;	/* br %r1 */
 
 
 
 215	if (nmi_alloc_per_cpu(lc))
 216		goto out_async;
 217	if (vdso_alloc_per_cpu(lc))
 218		goto out_mcesa;
 219	lowcore_ptr[cpu] = lc;
 220	pcpu_sigp_retry(pcpu, SIGP_SET_PREFIX, (u32)(unsigned long) lc);
 221	return 0;
 222
 223out_mcesa:
 224	nmi_free_per_cpu(lc);
 225out_async:
 226	stack_free(async_stack);
 227out:
 228	if (pcpu != &pcpu_devices[0]) {
 229		free_pages(nodat_stack, THREAD_SIZE_ORDER);
 230		free_pages((unsigned long) pcpu->lowcore, LC_ORDER);
 231	}
 232	return -ENOMEM;
 233}
 234
 235static void pcpu_free_lowcore(struct pcpu *pcpu)
 236{
 237	unsigned long async_stack, nodat_stack, lowcore;
 238
 239	nodat_stack = pcpu->lowcore->nodat_stack - STACK_INIT_OFFSET;
 240	async_stack = pcpu->lowcore->async_stack - STACK_INIT_OFFSET;
 241	lowcore = (unsigned long) pcpu->lowcore;
 242
 
 
 
 
 
 243	pcpu_sigp_retry(pcpu, SIGP_SET_PREFIX, 0);
 244	lowcore_ptr[pcpu - pcpu_devices] = NULL;
 245	vdso_free_per_cpu(pcpu->lowcore);
 246	nmi_free_per_cpu(pcpu->lowcore);
 247	stack_free(async_stack);
 248	if (pcpu == &pcpu_devices[0])
 249		return;
 250	free_pages(nodat_stack, THREAD_SIZE_ORDER);
 251	free_pages(lowcore, LC_ORDER);
 252}
 253
 254static void pcpu_prepare_secondary(struct pcpu *pcpu, int cpu)
 255{
 256	struct lowcore *lc = pcpu->lowcore;
 257
 258	cpumask_set_cpu(cpu, &init_mm.context.cpu_attach_mask);
 259	cpumask_set_cpu(cpu, mm_cpumask(&init_mm));
 260	lc->cpu_nr = cpu;
 
 261	lc->spinlock_lockval = arch_spin_lockval(cpu);
 262	lc->spinlock_index = 0;
 263	lc->percpu_offset = __per_cpu_offset[cpu];
 264	lc->kernel_asce = S390_lowcore.kernel_asce;
 
 265	lc->machine_flags = S390_lowcore.machine_flags;
 266	lc->user_timer = lc->system_timer =
 267		lc->steal_timer = lc->avg_steal_timer = 0;
 268	__ctl_store(lc->cregs_save_area, 0, 15);
 
 
 269	save_access_regs((unsigned int *) lc->access_regs_save_area);
 270	memcpy(lc->stfle_fac_list, S390_lowcore.stfle_fac_list,
 271	       sizeof(lc->stfle_fac_list));
 272	memcpy(lc->alt_stfle_fac_list, S390_lowcore.alt_stfle_fac_list,
 273	       sizeof(lc->alt_stfle_fac_list));
 274	arch_spin_lock_setup(cpu);
 275}
 276
 277static void pcpu_attach_task(struct pcpu *pcpu, struct task_struct *tsk)
 278{
 279	struct lowcore *lc = pcpu->lowcore;
 
 280
 
 
 281	lc->kernel_stack = (unsigned long) task_stack_page(tsk)
 282		+ THREAD_SIZE - STACK_FRAME_OVERHEAD - sizeof(struct pt_regs);
 283	lc->current_task = (unsigned long) tsk;
 284	lc->lpp = LPP_MAGIC;
 285	lc->current_pid = tsk->pid;
 286	lc->user_timer = tsk->thread.user_timer;
 287	lc->guest_timer = tsk->thread.guest_timer;
 288	lc->system_timer = tsk->thread.system_timer;
 289	lc->hardirq_timer = tsk->thread.hardirq_timer;
 290	lc->softirq_timer = tsk->thread.softirq_timer;
 291	lc->steal_timer = 0;
 292}
 293
 294static void pcpu_start_fn(struct pcpu *pcpu, void (*func)(void *), void *data)
 295{
 296	struct lowcore *lc = pcpu->lowcore;
 
 297
 
 
 298	lc->restart_stack = lc->nodat_stack;
 299	lc->restart_fn = (unsigned long) func;
 300	lc->restart_data = (unsigned long) data;
 301	lc->restart_source = -1UL;
 302	pcpu_sigp_retry(pcpu, SIGP_RESTART, 0);
 303}
 304
 
 
 305/*
 306 * Call function via PSW restart on pcpu and stop the current cpu.
 307 */
 308static void __pcpu_delegate(void (*func)(void*), void *data)
 309{
 310	func(data);	/* should not return */
 311}
 312
 313static void __no_sanitize_address pcpu_delegate(struct pcpu *pcpu,
 314						void (*func)(void *),
 315						void *data, unsigned long stack)
 316{
 317	struct lowcore *lc = lowcore_ptr[pcpu - pcpu_devices];
 318	unsigned long source_cpu = stap();
 319
 320	__load_psw_mask(PSW_KERNEL_BITS | PSW_MASK_DAT);
 321	if (pcpu->address == source_cpu)
 322		CALL_ON_STACK(__pcpu_delegate, stack, 2, func, data);
 
 
 323	/* Stop target cpu (if func returns this stops the current cpu). */
 324	pcpu_sigp_retry(pcpu, SIGP_STOP, 0);
 325	/* Restart func on the target cpu and stop the current cpu. */
 326	mem_assign_absolute(lc->restart_stack, stack);
 327	mem_assign_absolute(lc->restart_fn, (unsigned long) func);
 328	mem_assign_absolute(lc->restart_data, (unsigned long) data);
 329	mem_assign_absolute(lc->restart_source, source_cpu);
 330	__bpon();
 331	asm volatile(
 332		"0:	sigp	0,%0,%2	# sigp restart to target cpu\n"
 333		"	brc	2,0b	# busy, try again\n"
 334		"1:	sigp	0,%1,%3	# sigp stop to current cpu\n"
 335		"	brc	2,1b	# busy, try again\n"
 336		: : "d" (pcpu->address), "d" (source_cpu),
 337		    "K" (SIGP_RESTART), "K" (SIGP_STOP)
 338		: "0", "1", "cc");
 339	for (;;) ;
 340}
 341
 342/*
 343 * Enable additional logical cpus for multi-threading.
 344 */
 345static int pcpu_set_smt(unsigned int mtid)
 346{
 347	int cc;
 348
 349	if (smp_cpu_mtid == mtid)
 350		return 0;
 351	cc = __pcpu_sigp(0, SIGP_SET_MULTI_THREADING, mtid, NULL);
 352	if (cc == 0) {
 353		smp_cpu_mtid = mtid;
 354		smp_cpu_mt_shift = 0;
 355		while (smp_cpu_mtid >= (1U << smp_cpu_mt_shift))
 356			smp_cpu_mt_shift++;
 357		pcpu_devices[0].address = stap();
 358	}
 359	return cc;
 360}
 361
 362/*
 363 * Call function on an online CPU.
 364 */
 365void smp_call_online_cpu(void (*func)(void *), void *data)
 366{
 367	struct pcpu *pcpu;
 368
 369	/* Use the current cpu if it is online. */
 370	pcpu = pcpu_find_address(cpu_online_mask, stap());
 371	if (!pcpu)
 372		/* Use the first online cpu. */
 373		pcpu = pcpu_devices + cpumask_first(cpu_online_mask);
 374	pcpu_delegate(pcpu, func, data, (unsigned long) restart_stack);
 375}
 376
 377/*
 378 * Call function on the ipl CPU.
 379 */
 380void smp_call_ipl_cpu(void (*func)(void *), void *data)
 381{
 382	struct lowcore *lc = pcpu_devices->lowcore;
 383
 384	if (pcpu_devices[0].address == stap())
 385		lc = &S390_lowcore;
 386
 387	pcpu_delegate(&pcpu_devices[0], func, data,
 388		      lc->nodat_stack);
 389}
 390
 391int smp_find_processor_id(u16 address)
 392{
 393	int cpu;
 394
 395	for_each_present_cpu(cpu)
 396		if (pcpu_devices[cpu].address == address)
 397			return cpu;
 398	return -1;
 399}
 400
 401bool arch_vcpu_is_preempted(int cpu)
 
 
 
 
 
 402{
 403	if (test_cpu_flag_of(CIF_ENABLED_WAIT, cpu))
 404		return false;
 405	if (pcpu_running(pcpu_devices + cpu))
 406		return false;
 407	return true;
 408}
 409EXPORT_SYMBOL(arch_vcpu_is_preempted);
 410
 411void smp_yield_cpu(int cpu)
 412{
 413	if (MACHINE_HAS_DIAG9C) {
 414		diag_stat_inc_norecursion(DIAG_STAT_X09C);
 415		asm volatile("diag %0,0,0x9c"
 416			     : : "d" (pcpu_devices[cpu].address));
 417	} else if (MACHINE_HAS_DIAG44 && !smp_cpu_mtid) {
 418		diag_stat_inc_norecursion(DIAG_STAT_X044);
 419		asm volatile("diag 0,0,0x44");
 420	}
 421}
 
 422
 423/*
 424 * Send cpus emergency shutdown signal. This gives the cpus the
 425 * opportunity to complete outstanding interrupts.
 426 */
 427void notrace smp_emergency_stop(void)
 428{
 429	cpumask_t cpumask;
 
 430	u64 end;
 431	int cpu;
 432
 
 433	cpumask_copy(&cpumask, cpu_online_mask);
 434	cpumask_clear_cpu(smp_processor_id(), &cpumask);
 435
 436	end = get_tod_clock() + (1000000UL << 12);
 437	for_each_cpu(cpu, &cpumask) {
 438		struct pcpu *pcpu = pcpu_devices + cpu;
 439		set_bit(ec_stop_cpu, &pcpu->ec_mask);
 440		while (__pcpu_sigp(pcpu->address, SIGP_EMERGENCY_SIGNAL,
 441				   0, NULL) == SIGP_CC_BUSY &&
 442		       get_tod_clock() < end)
 443			cpu_relax();
 444	}
 445	while (get_tod_clock() < end) {
 446		for_each_cpu(cpu, &cpumask)
 447			if (pcpu_stopped(pcpu_devices + cpu))
 448				cpumask_clear_cpu(cpu, &cpumask);
 449		if (cpumask_empty(&cpumask))
 450			break;
 451		cpu_relax();
 452	}
 
 453}
 454NOKPROBE_SYMBOL(smp_emergency_stop);
 455
 456/*
 457 * Stop all cpus but the current one.
 458 */
 459void smp_send_stop(void)
 460{
 461	int cpu;
 462
 463	/* Disable all interrupts/machine checks */
 464	__load_psw_mask(PSW_KERNEL_BITS | PSW_MASK_DAT);
 465	trace_hardirqs_off();
 466
 467	debug_set_critical();
 468
 469	if (oops_in_progress)
 470		smp_emergency_stop();
 471
 472	/* stop all processors */
 473	for_each_online_cpu(cpu) {
 474		if (cpu == smp_processor_id())
 475			continue;
 476		pcpu_sigp_retry(pcpu_devices + cpu, SIGP_STOP, 0);
 477		while (!pcpu_stopped(pcpu_devices + cpu))
 478			cpu_relax();
 479	}
 480}
 481
 482/*
 483 * This is the main routine where commands issued by other
 484 * cpus are handled.
 485 */
 486static void smp_handle_ext_call(void)
 487{
 488	unsigned long bits;
 489
 490	/* handle bit signal external calls */
 491	bits = xchg(&pcpu_devices[smp_processor_id()].ec_mask, 0);
 492	if (test_bit(ec_stop_cpu, &bits))
 493		smp_stop_cpu();
 494	if (test_bit(ec_schedule, &bits))
 495		scheduler_ipi();
 496	if (test_bit(ec_call_function_single, &bits))
 497		generic_smp_call_function_single_interrupt();
 
 
 
 
 498}
 499
 500static void do_ext_call_interrupt(struct ext_code ext_code,
 501				  unsigned int param32, unsigned long param64)
 502{
 503	inc_irq_stat(ext_code.code == 0x1202 ? IRQEXT_EXC : IRQEXT_EMS);
 504	smp_handle_ext_call();
 505}
 506
 507void arch_send_call_function_ipi_mask(const struct cpumask *mask)
 508{
 509	int cpu;
 510
 511	for_each_cpu(cpu, mask)
 512		pcpu_ec_call(pcpu_devices + cpu, ec_call_function_single);
 513}
 514
 515void arch_send_call_function_single_ipi(int cpu)
 516{
 517	pcpu_ec_call(pcpu_devices + cpu, ec_call_function_single);
 518}
 519
 520/*
 521 * this function sends a 'reschedule' IPI to another CPU.
 522 * it goes straight through and wastes no time serializing
 523 * anything. Worst case is that we lose a reschedule ...
 524 */
 525void smp_send_reschedule(int cpu)
 526{
 527	pcpu_ec_call(pcpu_devices + cpu, ec_schedule);
 528}
 529
 
 
 
 
 
 
 
 530/*
 531 * parameter area for the set/clear control bit callbacks
 532 */
 533struct ec_creg_mask_parms {
 534	unsigned long orval;
 535	unsigned long andval;
 536	int cr;
 537};
 538
 539/*
 540 * callback for setting/clearing control bits
 541 */
 542static void smp_ctl_bit_callback(void *info)
 543{
 544	struct ec_creg_mask_parms *pp = info;
 545	unsigned long cregs[16];
 546
 547	__ctl_store(cregs, 0, 15);
 548	cregs[pp->cr] = (cregs[pp->cr] & pp->andval) | pp->orval;
 549	__ctl_load(cregs, 0, 15);
 550}
 551
 
 
 
 552/*
 553 * Set a bit in a control register of all cpus
 554 */
 555void smp_ctl_set_bit(int cr, int bit)
 556{
 557	struct ec_creg_mask_parms parms = { 1UL << bit, -1UL, cr };
 558
 
 
 
 
 
 559	on_each_cpu(smp_ctl_bit_callback, &parms, 1);
 560}
 561EXPORT_SYMBOL(smp_ctl_set_bit);
 562
 563/*
 564 * Clear a bit in a control register of all cpus
 565 */
 566void smp_ctl_clear_bit(int cr, int bit)
 567{
 568	struct ec_creg_mask_parms parms = { 0, ~(1UL << bit), cr };
 569
 
 
 
 
 
 570	on_each_cpu(smp_ctl_bit_callback, &parms, 1);
 571}
 572EXPORT_SYMBOL(smp_ctl_clear_bit);
 573
 574#ifdef CONFIG_CRASH_DUMP
 575
 576int smp_store_status(int cpu)
 577{
 578	struct pcpu *pcpu = pcpu_devices + cpu;
 
 579	unsigned long pa;
 580
 581	pa = __pa(&pcpu->lowcore->floating_pt_save_area);
 
 
 582	if (__pcpu_sigp_relax(pcpu->address, SIGP_STORE_STATUS_AT_ADDRESS,
 583			      pa) != SIGP_CC_ORDER_CODE_ACCEPTED)
 584		return -EIO;
 585	if (!MACHINE_HAS_VX && !MACHINE_HAS_GS)
 586		return 0;
 587	pa = __pa(pcpu->lowcore->mcesad & MCESA_ORIGIN_MASK);
 588	if (MACHINE_HAS_GS)
 589		pa |= pcpu->lowcore->mcesad & MCESA_LC_MASK;
 590	if (__pcpu_sigp_relax(pcpu->address, SIGP_STORE_ADDITIONAL_STATUS,
 591			      pa) != SIGP_CC_ORDER_CODE_ACCEPTED)
 592		return -EIO;
 593	return 0;
 594}
 595
 596/*
 597 * Collect CPU state of the previous, crashed system.
 598 * There are four cases:
 599 * 1) standard zfcp dump
 600 *    condition: OLDMEM_BASE == NULL && ipl_info.type == IPL_TYPE_FCP_DUMP
 601 *    The state for all CPUs except the boot CPU needs to be collected
 602 *    with sigp stop-and-store-status. The boot CPU state is located in
 603 *    the absolute lowcore of the memory stored in the HSA. The zcore code
 604 *    will copy the boot CPU state from the HSA.
 605 * 2) stand-alone kdump for SCSI (zfcp dump with swapped memory)
 606 *    condition: OLDMEM_BASE != NULL && ipl_info.type == IPL_TYPE_FCP_DUMP
 607 *    The state for all CPUs except the boot CPU needs to be collected
 608 *    with sigp stop-and-store-status. The firmware or the boot-loader
 609 *    stored the registers of the boot CPU in the absolute lowcore in the
 610 *    memory of the old system.
 611 * 3) kdump and the old kernel did not store the CPU state,
 612 *    or stand-alone kdump for DASD
 613 *    condition: OLDMEM_BASE != NULL && !is_kdump_kernel()
 614 *    The state for all CPUs except the boot CPU needs to be collected
 615 *    with sigp stop-and-store-status. The kexec code or the boot-loader
 616 *    stored the registers of the boot CPU in the memory of the old system.
 617 * 4) kdump and the old kernel stored the CPU state
 618 *    condition: OLDMEM_BASE != NULL && is_kdump_kernel()
 619 *    This case does not exist for s390 anymore, setup_arch explicitly
 620 *    deactivates the elfcorehdr= kernel parameter
 621 */
 622static __init void smp_save_cpu_vxrs(struct save_area *sa, u16 addr,
 623				     bool is_boot_cpu, unsigned long page)
 624{
 625	__vector128 *vxrs = (__vector128 *) page;
 626
 627	if (is_boot_cpu)
 628		vxrs = boot_cpu_vector_save_area;
 629	else
 630		__pcpu_sigp_relax(addr, SIGP_STORE_ADDITIONAL_STATUS, page);
 631	save_area_add_vxrs(sa, vxrs);
 632}
 633
 634static __init void smp_save_cpu_regs(struct save_area *sa, u16 addr,
 635				     bool is_boot_cpu, unsigned long page)
 636{
 637	void *regs = (void *) page;
 638
 639	if (is_boot_cpu)
 640		copy_oldmem_kernel(regs, (void *) __LC_FPREGS_SAVE_AREA, 512);
 641	else
 642		__pcpu_sigp_relax(addr, SIGP_STORE_STATUS_AT_ADDRESS, page);
 643	save_area_add_regs(sa, regs);
 644}
 645
 646void __init smp_save_dump_cpus(void)
 647{
 648	int addr, boot_cpu_addr, max_cpu_addr;
 649	struct save_area *sa;
 650	unsigned long page;
 651	bool is_boot_cpu;
 652
 653	if (!(OLDMEM_BASE || ipl_info.type == IPL_TYPE_FCP_DUMP))
 654		/* No previous system present, normal boot. */
 655		return;
 656	/* Allocate a page as dumping area for the store status sigps */
 657	page = memblock_phys_alloc_range(PAGE_SIZE, PAGE_SIZE, 0, 1UL << 31);
 658	if (!page)
 659		panic("ERROR: Failed to allocate %lx bytes below %lx\n",
 660		      PAGE_SIZE, 1UL << 31);
 661
 662	/* Set multi-threading state to the previous system. */
 663	pcpu_set_smt(sclp.mtid_prev);
 664	boot_cpu_addr = stap();
 665	max_cpu_addr = SCLP_MAX_CORES << sclp.mtid_prev;
 666	for (addr = 0; addr <= max_cpu_addr; addr++) {
 667		if (__pcpu_sigp_relax(addr, SIGP_SENSE, 0) ==
 668		    SIGP_CC_NOT_OPERATIONAL)
 669			continue;
 670		is_boot_cpu = (addr == boot_cpu_addr);
 671		/* Allocate save area */
 672		sa = save_area_alloc(is_boot_cpu);
 673		if (!sa)
 674			panic("could not allocate memory for save area\n");
 675		if (MACHINE_HAS_VX)
 676			/* Get the vector registers */
 677			smp_save_cpu_vxrs(sa, addr, is_boot_cpu, page);
 678		/*
 679		 * For a zfcp dump OLDMEM_BASE == NULL and the registers
 680		 * of the boot CPU are stored in the HSA. To retrieve
 681		 * these registers an SCLP request is required which is
 682		 * done by drivers/s390/char/zcore.c:init_cpu_info()
 683		 */
 684		if (!is_boot_cpu || OLDMEM_BASE)
 685			/* Get the CPU registers */
 686			smp_save_cpu_regs(sa, addr, is_boot_cpu, page);
 687	}
 688	memblock_free(page, PAGE_SIZE);
 689	diag_dma_ops.diag308_reset();
 690	pcpu_set_smt(0);
 691}
 692#endif /* CONFIG_CRASH_DUMP */
 693
 694void smp_cpu_set_polarization(int cpu, int val)
 695{
 696	pcpu_devices[cpu].polarization = val;
 697}
 698
 699int smp_cpu_get_polarization(int cpu)
 700{
 701	return pcpu_devices[cpu].polarization;
 702}
 703
 
 
 
 
 
 704static void __ref smp_get_core_info(struct sclp_core_info *info, int early)
 705{
 706	static int use_sigp_detection;
 707	int address;
 708
 709	if (use_sigp_detection || sclp_get_core_info(info, early)) {
 710		use_sigp_detection = 1;
 711		for (address = 0;
 712		     address < (SCLP_MAX_CORES << smp_cpu_mt_shift);
 713		     address += (1U << smp_cpu_mt_shift)) {
 714			if (__pcpu_sigp_relax(address, SIGP_SENSE, 0) ==
 715			    SIGP_CC_NOT_OPERATIONAL)
 716				continue;
 717			info->core[info->configured].core_id =
 718				address >> smp_cpu_mt_shift;
 719			info->configured++;
 720		}
 721		info->combined = info->configured;
 722	}
 723}
 724
 725static int smp_add_present_cpu(int cpu);
 726
 727static int __smp_rescan_cpus(struct sclp_core_info *info, int sysfs_add)
 
 728{
 729	struct pcpu *pcpu;
 730	cpumask_t avail;
 731	int cpu, nr, i, j;
 732	u16 address;
 733
 734	nr = 0;
 735	cpumask_xor(&avail, cpu_possible_mask, cpu_present_mask);
 736	cpu = cpumask_first(&avail);
 737	for (i = 0; (i < info->combined) && (cpu < nr_cpu_ids); i++) {
 738		if (sclp.has_core_type && info->core[i].type != boot_core_type)
 
 
 739			continue;
 740		address = info->core[i].core_id << smp_cpu_mt_shift;
 741		for (j = 0; j <= smp_cpu_mtid; j++) {
 742			if (pcpu_find_address(cpu_present_mask, address + j))
 743				continue;
 744			pcpu = pcpu_devices + cpu;
 745			pcpu->address = address + j;
 746			pcpu->state =
 747				(cpu >= info->configured*(smp_cpu_mtid + 1)) ?
 748				CPU_STATE_STANDBY : CPU_STATE_CONFIGURED;
 749			smp_cpu_set_polarization(cpu, POLARIZATION_UNKNOWN);
 750			set_cpu_present(cpu, true);
 751			if (sysfs_add && smp_add_present_cpu(cpu) != 0)
 752				set_cpu_present(cpu, false);
 753			else
 754				nr++;
 755			cpu = cpumask_next(cpu, &avail);
 756			if (cpu >= nr_cpu_ids)
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 757				break;
 
 758		}
 759	}
 
 
 
 
 
 
 760	return nr;
 761}
 762
 763void __init smp_detect_cpus(void)
 764{
 765	unsigned int cpu, mtid, c_cpus, s_cpus;
 766	struct sclp_core_info *info;
 767	u16 address;
 768
 769	/* Get CPU information */
 770	info = memblock_alloc(sizeof(*info), 8);
 771	if (!info)
 772		panic("%s: Failed to allocate %zu bytes align=0x%x\n",
 773		      __func__, sizeof(*info), 8);
 774	smp_get_core_info(info, 1);
 775	/* Find boot CPU type */
 776	if (sclp.has_core_type) {
 777		address = stap();
 778		for (cpu = 0; cpu < info->combined; cpu++)
 779			if (info->core[cpu].core_id == address) {
 780				/* The boot cpu dictates the cpu type. */
 781				boot_core_type = info->core[cpu].type;
 782				break;
 783			}
 784		if (cpu >= info->combined)
 785			panic("Could not find boot CPU type");
 786	}
 787
 788	/* Set multi-threading state for the current system */
 789	mtid = boot_core_type ? sclp.mtid : sclp.mtid_cp;
 790	mtid = (mtid < smp_max_threads) ? mtid : smp_max_threads - 1;
 791	pcpu_set_smt(mtid);
 792
 793	/* Print number of CPUs */
 794	c_cpus = s_cpus = 0;
 795	for (cpu = 0; cpu < info->combined; cpu++) {
 796		if (sclp.has_core_type &&
 797		    info->core[cpu].type != boot_core_type)
 798			continue;
 799		if (cpu < info->configured)
 800			c_cpus += smp_cpu_mtid + 1;
 801		else
 802			s_cpus += smp_cpu_mtid + 1;
 803	}
 804	pr_info("%d configured CPUs, %d standby CPUs\n", c_cpus, s_cpus);
 805
 806	/* Add CPUs present at boot */
 807	get_online_cpus();
 808	__smp_rescan_cpus(info, 0);
 809	put_online_cpus();
 810	memblock_free_early((unsigned long)info, sizeof(*info));
 811}
 812
 813static void smp_init_secondary(void)
 814{
 815	int cpu = smp_processor_id();
 816
 817	S390_lowcore.last_update_clock = get_tod_clock();
 818	restore_access_regs(S390_lowcore.access_regs_save_area);
 819	cpu_init();
 820	preempt_disable();
 821	init_cpu_timer();
 822	vtime_init();
 
 823	pfault_init();
 824	notify_cpu_starting(smp_processor_id());
 
 
 825	if (topology_cpu_dedicated(cpu))
 826		set_cpu_flag(CIF_DEDICATED_CPU);
 827	else
 828		clear_cpu_flag(CIF_DEDICATED_CPU);
 829	set_cpu_online(smp_processor_id(), true);
 830	inc_irq_stat(CPU_RST);
 831	local_irq_enable();
 832	cpu_startup_entry(CPUHP_AP_ONLINE_IDLE);
 833}
 834
 835/*
 836 *	Activate a secondary processor.
 837 */
 838static void __no_sanitize_address smp_start_secondary(void *cpuvoid)
 839{
 840	S390_lowcore.restart_stack = (unsigned long) restart_stack;
 841	S390_lowcore.restart_fn = (unsigned long) do_restart;
 842	S390_lowcore.restart_data = 0;
 843	S390_lowcore.restart_source = -1UL;
 844	__ctl_load(S390_lowcore.cregs_save_area, 0, 15);
 845	__load_psw_mask(PSW_KERNEL_BITS | PSW_MASK_DAT);
 846	CALL_ON_STACK(smp_init_secondary, S390_lowcore.kernel_stack, 0);
 847}
 848
 849/* Upping and downing of CPUs */
 850int __cpu_up(unsigned int cpu, struct task_struct *tidle)
 851{
 852	struct pcpu *pcpu;
 853	int base, i, rc;
 854
 855	pcpu = pcpu_devices + cpu;
 856	if (pcpu->state != CPU_STATE_CONFIGURED)
 857		return -EIO;
 858	base = smp_get_base_cpu(cpu);
 859	for (i = 0; i <= smp_cpu_mtid; i++) {
 860		if (base + i < nr_cpu_ids)
 861			if (cpu_online(base + i))
 862				break;
 863	}
 864	/*
 865	 * If this is the first CPU of the core to get online
 866	 * do an initial CPU reset.
 867	 */
 868	if (i > smp_cpu_mtid &&
 869	    pcpu_sigp_retry(pcpu_devices + base, SIGP_INITIAL_CPU_RESET, 0) !=
 870	    SIGP_CC_ORDER_CODE_ACCEPTED)
 871		return -EIO;
 872
 873	rc = pcpu_alloc_lowcore(pcpu, cpu);
 874	if (rc)
 875		return rc;
 876	pcpu_prepare_secondary(pcpu, cpu);
 877	pcpu_attach_task(pcpu, tidle);
 878	pcpu_start_fn(pcpu, smp_start_secondary, NULL);
 879	/* Wait until cpu puts itself in the online & active maps */
 880	while (!cpu_online(cpu))
 881		cpu_relax();
 882	return 0;
 883}
 884
 885static unsigned int setup_possible_cpus __initdata;
 886
 887static int __init _setup_possible_cpus(char *s)
 888{
 889	get_option(&s, &setup_possible_cpus);
 890	return 0;
 891}
 892early_param("possible_cpus", _setup_possible_cpus);
 893
 894int __cpu_disable(void)
 895{
 896	unsigned long cregs[16];
 
 897
 898	/* Handle possible pending IPIs */
 899	smp_handle_ext_call();
 900	set_cpu_online(smp_processor_id(), false);
 
 
 
 901	/* Disable pseudo page faults on this cpu. */
 902	pfault_fini();
 903	/* Disable interrupt sources via control register. */
 904	__ctl_store(cregs, 0, 15);
 905	cregs[0]  &= ~0x0000ee70UL;	/* disable all external interrupts */
 906	cregs[6]  &= ~0xff000000UL;	/* disable all I/O interrupts */
 907	cregs[14] &= ~0x1f000000UL;	/* disable most machine checks */
 908	__ctl_load(cregs, 0, 15);
 909	clear_cpu_flag(CIF_NOHZ_DELAY);
 910	return 0;
 911}
 912
 913void __cpu_die(unsigned int cpu)
 914{
 915	struct pcpu *pcpu;
 916
 917	/* Wait until target cpu is down */
 918	pcpu = pcpu_devices + cpu;
 919	while (!pcpu_stopped(pcpu))
 920		cpu_relax();
 921	pcpu_free_lowcore(pcpu);
 922	cpumask_clear_cpu(cpu, mm_cpumask(&init_mm));
 923	cpumask_clear_cpu(cpu, &init_mm.context.cpu_attach_mask);
 924}
 925
 926void __noreturn cpu_die(void)
 927{
 928	idle_task_exit();
 929	__bpon();
 930	pcpu_sigp_retry(pcpu_devices + smp_processor_id(), SIGP_STOP, 0);
 931	for (;;) ;
 932}
 933
 934void __init smp_fill_possible_mask(void)
 935{
 936	unsigned int possible, sclp_max, cpu;
 937
 938	sclp_max = max(sclp.mtid, sclp.mtid_cp) + 1;
 939	sclp_max = min(smp_max_threads, sclp_max);
 940	sclp_max = (sclp.max_cores * sclp_max) ?: nr_cpu_ids;
 941	possible = setup_possible_cpus ?: nr_cpu_ids;
 942	possible = min(possible, sclp_max);
 943	for (cpu = 0; cpu < possible && cpu < nr_cpu_ids; cpu++)
 944		set_cpu_possible(cpu, true);
 945}
 946
 947void __init smp_prepare_cpus(unsigned int max_cpus)
 948{
 949	/* request the 0x1201 emergency signal external interrupt */
 950	if (register_external_irq(EXT_IRQ_EMERGENCY_SIG, do_ext_call_interrupt))
 951		panic("Couldn't request external interrupt 0x1201");
 952	/* request the 0x1202 external call external interrupt */
 953	if (register_external_irq(EXT_IRQ_EXTERNAL_CALL, do_ext_call_interrupt))
 954		panic("Couldn't request external interrupt 0x1202");
 955}
 956
 957void __init smp_prepare_boot_cpu(void)
 958{
 959	struct pcpu *pcpu = pcpu_devices;
 960
 961	WARN_ON(!cpu_present(0) || !cpu_online(0));
 962	pcpu->state = CPU_STATE_CONFIGURED;
 963	pcpu->lowcore = (struct lowcore *)(unsigned long) store_prefix();
 964	S390_lowcore.percpu_offset = __per_cpu_offset[0];
 965	smp_cpu_set_polarization(0, POLARIZATION_UNKNOWN);
 966}
 967
 968void __init smp_cpus_done(unsigned int max_cpus)
 969{
 970}
 971
 972void __init smp_setup_processor_id(void)
 973{
 974	pcpu_devices[0].address = stap();
 975	S390_lowcore.cpu_nr = 0;
 976	S390_lowcore.spinlock_lockval = arch_spin_lockval(0);
 977	S390_lowcore.spinlock_index = 0;
 978}
 979
 980/*
 981 * the frequency of the profiling timer can be changed
 982 * by writing a multiplier value into /proc/profile.
 983 *
 984 * usually you want to run this on all CPUs ;)
 985 */
 986int setup_profiling_timer(unsigned int multiplier)
 987{
 988	return 0;
 989}
 990
 991static ssize_t cpu_configure_show(struct device *dev,
 992				  struct device_attribute *attr, char *buf)
 993{
 994	ssize_t count;
 995
 996	mutex_lock(&smp_cpu_state_mutex);
 997	count = sprintf(buf, "%d\n", pcpu_devices[dev->id].state);
 998	mutex_unlock(&smp_cpu_state_mutex);
 999	return count;
1000}
1001
1002static ssize_t cpu_configure_store(struct device *dev,
1003				   struct device_attribute *attr,
1004				   const char *buf, size_t count)
1005{
1006	struct pcpu *pcpu;
1007	int cpu, val, rc, i;
1008	char delim;
1009
1010	if (sscanf(buf, "%d %c", &val, &delim) != 1)
1011		return -EINVAL;
1012	if (val != 0 && val != 1)
1013		return -EINVAL;
1014	get_online_cpus();
1015	mutex_lock(&smp_cpu_state_mutex);
1016	rc = -EBUSY;
1017	/* disallow configuration changes of online cpus and cpu 0 */
1018	cpu = dev->id;
1019	cpu = smp_get_base_cpu(cpu);
1020	if (cpu == 0)
1021		goto out;
1022	for (i = 0; i <= smp_cpu_mtid; i++)
1023		if (cpu_online(cpu + i))
1024			goto out;
1025	pcpu = pcpu_devices + cpu;
1026	rc = 0;
1027	switch (val) {
1028	case 0:
1029		if (pcpu->state != CPU_STATE_CONFIGURED)
1030			break;
1031		rc = sclp_core_deconfigure(pcpu->address >> smp_cpu_mt_shift);
1032		if (rc)
1033			break;
1034		for (i = 0; i <= smp_cpu_mtid; i++) {
1035			if (cpu + i >= nr_cpu_ids || !cpu_present(cpu + i))
1036				continue;
1037			pcpu[i].state = CPU_STATE_STANDBY;
1038			smp_cpu_set_polarization(cpu + i,
1039						 POLARIZATION_UNKNOWN);
1040		}
1041		topology_expect_change();
1042		break;
1043	case 1:
1044		if (pcpu->state != CPU_STATE_STANDBY)
1045			break;
1046		rc = sclp_core_configure(pcpu->address >> smp_cpu_mt_shift);
1047		if (rc)
1048			break;
1049		for (i = 0; i <= smp_cpu_mtid; i++) {
1050			if (cpu + i >= nr_cpu_ids || !cpu_present(cpu + i))
1051				continue;
1052			pcpu[i].state = CPU_STATE_CONFIGURED;
1053			smp_cpu_set_polarization(cpu + i,
1054						 POLARIZATION_UNKNOWN);
1055		}
1056		topology_expect_change();
1057		break;
1058	default:
1059		break;
1060	}
1061out:
1062	mutex_unlock(&smp_cpu_state_mutex);
1063	put_online_cpus();
1064	return rc ? rc : count;
1065}
1066static DEVICE_ATTR(configure, 0644, cpu_configure_show, cpu_configure_store);
1067
1068static ssize_t show_cpu_address(struct device *dev,
1069				struct device_attribute *attr, char *buf)
1070{
1071	return sprintf(buf, "%d\n", pcpu_devices[dev->id].address);
1072}
1073static DEVICE_ATTR(address, 0444, show_cpu_address, NULL);
1074
1075static struct attribute *cpu_common_attrs[] = {
1076	&dev_attr_configure.attr,
1077	&dev_attr_address.attr,
1078	NULL,
1079};
1080
1081static struct attribute_group cpu_common_attr_group = {
1082	.attrs = cpu_common_attrs,
1083};
1084
1085static struct attribute *cpu_online_attrs[] = {
1086	&dev_attr_idle_count.attr,
1087	&dev_attr_idle_time_us.attr,
1088	NULL,
1089};
1090
1091static struct attribute_group cpu_online_attr_group = {
1092	.attrs = cpu_online_attrs,
1093};
1094
1095static int smp_cpu_online(unsigned int cpu)
1096{
1097	struct device *s = &per_cpu(cpu_device, cpu)->dev;
1098
1099	return sysfs_create_group(&s->kobj, &cpu_online_attr_group);
1100}
 
1101static int smp_cpu_pre_down(unsigned int cpu)
1102{
1103	struct device *s = &per_cpu(cpu_device, cpu)->dev;
1104
1105	sysfs_remove_group(&s->kobj, &cpu_online_attr_group);
1106	return 0;
1107}
1108
1109static int smp_add_present_cpu(int cpu)
1110{
1111	struct device *s;
1112	struct cpu *c;
1113	int rc;
1114
1115	c = kzalloc(sizeof(*c), GFP_KERNEL);
1116	if (!c)
1117		return -ENOMEM;
1118	per_cpu(cpu_device, cpu) = c;
1119	s = &c->dev;
1120	c->hotpluggable = 1;
1121	rc = register_cpu(c, cpu);
1122	if (rc)
1123		goto out;
1124	rc = sysfs_create_group(&s->kobj, &cpu_common_attr_group);
1125	if (rc)
1126		goto out_cpu;
1127	rc = topology_cpu_init(c);
1128	if (rc)
1129		goto out_topology;
1130	return 0;
1131
1132out_topology:
1133	sysfs_remove_group(&s->kobj, &cpu_common_attr_group);
1134out_cpu:
1135	unregister_cpu(c);
1136out:
1137	return rc;
1138}
1139
1140int __ref smp_rescan_cpus(void)
1141{
1142	struct sclp_core_info *info;
1143	int nr;
1144
1145	info = kzalloc(sizeof(*info), GFP_KERNEL);
1146	if (!info)
1147		return -ENOMEM;
1148	smp_get_core_info(info, 0);
1149	get_online_cpus();
1150	mutex_lock(&smp_cpu_state_mutex);
1151	nr = __smp_rescan_cpus(info, 1);
1152	mutex_unlock(&smp_cpu_state_mutex);
1153	put_online_cpus();
1154	kfree(info);
1155	if (nr)
1156		topology_schedule_update();
1157	return 0;
1158}
1159
1160static ssize_t __ref rescan_store(struct device *dev,
1161				  struct device_attribute *attr,
1162				  const char *buf,
1163				  size_t count)
1164{
1165	int rc;
1166
1167	rc = lock_device_hotplug_sysfs();
1168	if (rc)
1169		return rc;
1170	rc = smp_rescan_cpus();
1171	unlock_device_hotplug();
1172	return rc ? rc : count;
1173}
1174static DEVICE_ATTR_WO(rescan);
1175
1176static int __init s390_smp_init(void)
1177{
1178	int cpu, rc = 0;
1179
1180	rc = device_create_file(cpu_subsys.dev_root, &dev_attr_rescan);
1181	if (rc)
1182		return rc;
1183	for_each_present_cpu(cpu) {
1184		rc = smp_add_present_cpu(cpu);
1185		if (rc)
1186			goto out;
1187	}
1188
1189	rc = cpuhp_setup_state(CPUHP_AP_ONLINE_DYN, "s390/smp:online",
1190			       smp_cpu_online, smp_cpu_pre_down);
1191	rc = rc <= 0 ? rc : 0;
1192out:
1193	return rc;
1194}
1195subsys_initcall(s390_smp_init);
v5.14.15
   1// SPDX-License-Identifier: GPL-2.0
   2/*
   3 *  SMP related functions
   4 *
   5 *    Copyright IBM Corp. 1999, 2012
   6 *    Author(s): Denis Joseph Barrow,
   7 *		 Martin Schwidefsky <schwidefsky@de.ibm.com>,
   8 *		 Heiko Carstens <heiko.carstens@de.ibm.com>,
   9 *
  10 *  based on other smp stuff by
  11 *    (c) 1995 Alan Cox, CymruNET Ltd  <alan@cymru.net>
  12 *    (c) 1998 Ingo Molnar
  13 *
  14 * The code outside of smp.c uses logical cpu numbers, only smp.c does
  15 * the translation of logical to physical cpu ids. All new code that
  16 * operates on physical cpu numbers needs to go into smp.c.
  17 */
  18
  19#define KMSG_COMPONENT "cpu"
  20#define pr_fmt(fmt) KMSG_COMPONENT ": " fmt
  21
  22#include <linux/workqueue.h>
  23#include <linux/memblock.h>
  24#include <linux/export.h>
  25#include <linux/init.h>
  26#include <linux/mm.h>
  27#include <linux/err.h>
  28#include <linux/spinlock.h>
  29#include <linux/kernel_stat.h>
  30#include <linux/delay.h>
  31#include <linux/interrupt.h>
  32#include <linux/irqflags.h>
  33#include <linux/irq_work.h>
  34#include <linux/cpu.h>
  35#include <linux/slab.h>
  36#include <linux/sched/hotplug.h>
  37#include <linux/sched/task_stack.h>
  38#include <linux/crash_dump.h>
  39#include <linux/kprobes.h>
  40#include <asm/asm-offsets.h>
  41#include <asm/diag.h>
  42#include <asm/switch_to.h>
  43#include <asm/facility.h>
  44#include <asm/ipl.h>
  45#include <asm/setup.h>
  46#include <asm/irq.h>
  47#include <asm/tlbflush.h>
  48#include <asm/vtimer.h>
  49#include <asm/lowcore.h>
  50#include <asm/sclp.h>
 
  51#include <asm/debug.h>
  52#include <asm/os_info.h>
  53#include <asm/sigp.h>
  54#include <asm/idle.h>
  55#include <asm/nmi.h>
  56#include <asm/stacktrace.h>
  57#include <asm/topology.h>
  58#include <asm/vdso.h>
  59#include "entry.h"
  60
  61enum {
  62	ec_schedule = 0,
  63	ec_call_function_single,
  64	ec_stop_cpu,
  65	ec_mcck_pending,
  66	ec_irq_work,
  67};
  68
  69enum {
  70	CPU_STATE_STANDBY,
  71	CPU_STATE_CONFIGURED,
  72};
  73
  74static DEFINE_PER_CPU(struct cpu *, cpu_device);
  75
  76struct pcpu {
 
  77	unsigned long ec_mask;		/* bit mask for ec_xxx functions */
  78	unsigned long ec_clk;		/* sigp timestamp for ec_xxx */
  79	signed char state;		/* physical cpu state */
  80	signed char polarization;	/* physical polarization */
  81	u16 address;			/* physical cpu address */
  82};
  83
  84static u8 boot_core_type;
  85static struct pcpu pcpu_devices[NR_CPUS];
  86
  87unsigned int smp_cpu_mt_shift;
  88EXPORT_SYMBOL(smp_cpu_mt_shift);
  89
  90unsigned int smp_cpu_mtid;
  91EXPORT_SYMBOL(smp_cpu_mtid);
  92
  93#ifdef CONFIG_CRASH_DUMP
  94__vector128 __initdata boot_cpu_vector_save_area[__NUM_VXRS];
  95#endif
  96
  97static unsigned int smp_max_threads __initdata = -1U;
  98cpumask_t cpu_setup_mask;
  99
 100static int __init early_nosmt(char *s)
 101{
 102	smp_max_threads = 1;
 103	return 0;
 104}
 105early_param("nosmt", early_nosmt);
 106
 107static int __init early_smt(char *s)
 108{
 109	get_option(&s, &smp_max_threads);
 110	return 0;
 111}
 112early_param("smt", early_smt);
 113
 114/*
 115 * The smp_cpu_state_mutex must be held when changing the state or polarization
 116 * member of a pcpu data structure within the pcpu_devices arreay.
 117 */
 118DEFINE_MUTEX(smp_cpu_state_mutex);
 119
 120/*
 121 * Signal processor helper functions.
 122 */
 123static inline int __pcpu_sigp_relax(u16 addr, u8 order, unsigned long parm)
 124{
 125	int cc;
 126
 127	while (1) {
 128		cc = __pcpu_sigp(addr, order, parm, NULL);
 129		if (cc != SIGP_CC_BUSY)
 130			return cc;
 131		cpu_relax();
 132	}
 133}
 134
 135static int pcpu_sigp_retry(struct pcpu *pcpu, u8 order, u32 parm)
 136{
 137	int cc, retry;
 138
 139	for (retry = 0; ; retry++) {
 140		cc = __pcpu_sigp(pcpu->address, order, parm, NULL);
 141		if (cc != SIGP_CC_BUSY)
 142			break;
 143		if (retry >= 3)
 144			udelay(10);
 145	}
 146	return cc;
 147}
 148
 149static inline int pcpu_stopped(struct pcpu *pcpu)
 150{
 151	u32 status;
 152
 153	if (__pcpu_sigp(pcpu->address, SIGP_SENSE,
 154			0, &status) != SIGP_CC_STATUS_STORED)
 155		return 0;
 156	return !!(status & (SIGP_STATUS_CHECK_STOP|SIGP_STATUS_STOPPED));
 157}
 158
 159static inline int pcpu_running(struct pcpu *pcpu)
 160{
 161	if (__pcpu_sigp(pcpu->address, SIGP_SENSE_RUNNING,
 162			0, NULL) != SIGP_CC_STATUS_STORED)
 163		return 1;
 164	/* Status stored condition code is equivalent to cpu not running. */
 165	return 0;
 166}
 167
 168/*
 169 * Find struct pcpu by cpu address.
 170 */
 171static struct pcpu *pcpu_find_address(const struct cpumask *mask, u16 address)
 172{
 173	int cpu;
 174
 175	for_each_cpu(cpu, mask)
 176		if (pcpu_devices[cpu].address == address)
 177			return pcpu_devices + cpu;
 178	return NULL;
 179}
 180
 181static void pcpu_ec_call(struct pcpu *pcpu, int ec_bit)
 182{
 183	int order;
 184
 185	if (test_and_set_bit(ec_bit, &pcpu->ec_mask))
 186		return;
 187	order = pcpu_running(pcpu) ? SIGP_EXTERNAL_CALL : SIGP_EMERGENCY_SIGNAL;
 188	pcpu->ec_clk = get_tod_clock_fast();
 189	pcpu_sigp_retry(pcpu, order, 0);
 190}
 191
 192static int pcpu_alloc_lowcore(struct pcpu *pcpu, int cpu)
 193{
 194	unsigned long async_stack, nodat_stack, mcck_stack;
 195	struct lowcore *lc;
 196
 197	lc = (struct lowcore *) __get_free_pages(GFP_KERNEL | GFP_DMA, LC_ORDER);
 198	nodat_stack = __get_free_pages(GFP_KERNEL, THREAD_SIZE_ORDER);
 
 
 
 
 
 
 
 199	async_stack = stack_alloc();
 200	mcck_stack = stack_alloc();
 201	if (!lc || !nodat_stack || !async_stack || !mcck_stack)
 202		goto out;
 
 203	memcpy(lc, &S390_lowcore, 512);
 204	memset((char *) lc + 512, 0, sizeof(*lc) - 512);
 205	lc->async_stack = async_stack + STACK_INIT_OFFSET;
 206	lc->nodat_stack = nodat_stack + STACK_INIT_OFFSET;
 207	lc->mcck_stack = mcck_stack + STACK_INIT_OFFSET;
 208	lc->cpu_nr = cpu;
 209	lc->spinlock_lockval = arch_spin_lockval(cpu);
 210	lc->spinlock_index = 0;
 211	lc->br_r1_trampoline = 0x07f1;	/* br %r1 */
 212	lc->return_lpswe = gen_lpswe(__LC_RETURN_PSW);
 213	lc->return_mcck_lpswe = gen_lpswe(__LC_RETURN_MCCK_PSW);
 214	lc->preempt_count = PREEMPT_DISABLED;
 215	if (nmi_alloc_per_cpu(lc))
 216		goto out;
 
 
 217	lowcore_ptr[cpu] = lc;
 218	pcpu_sigp_retry(pcpu, SIGP_SET_PREFIX, (u32)(unsigned long) lc);
 219	return 0;
 220
 
 
 
 
 221out:
 222	stack_free(mcck_stack);
 223	stack_free(async_stack);
 224	free_pages(nodat_stack, THREAD_SIZE_ORDER);
 225	free_pages((unsigned long) lc, LC_ORDER);
 226	return -ENOMEM;
 227}
 228
 229static void pcpu_free_lowcore(struct pcpu *pcpu)
 230{
 231	unsigned long async_stack, nodat_stack, mcck_stack;
 232	struct lowcore *lc;
 233	int cpu;
 
 
 234
 235	cpu = pcpu - pcpu_devices;
 236	lc = lowcore_ptr[cpu];
 237	nodat_stack = lc->nodat_stack - STACK_INIT_OFFSET;
 238	async_stack = lc->async_stack - STACK_INIT_OFFSET;
 239	mcck_stack = lc->mcck_stack - STACK_INIT_OFFSET;
 240	pcpu_sigp_retry(pcpu, SIGP_SET_PREFIX, 0);
 241	lowcore_ptr[cpu] = NULL;
 242	nmi_free_per_cpu(lc);
 
 243	stack_free(async_stack);
 244	stack_free(mcck_stack);
 
 245	free_pages(nodat_stack, THREAD_SIZE_ORDER);
 246	free_pages((unsigned long) lc, LC_ORDER);
 247}
 248
 249static void pcpu_prepare_secondary(struct pcpu *pcpu, int cpu)
 250{
 251	struct lowcore *lc = lowcore_ptr[cpu];
 252
 253	cpumask_set_cpu(cpu, &init_mm.context.cpu_attach_mask);
 254	cpumask_set_cpu(cpu, mm_cpumask(&init_mm));
 255	lc->cpu_nr = cpu;
 256	lc->restart_flags = RESTART_FLAG_CTLREGS;
 257	lc->spinlock_lockval = arch_spin_lockval(cpu);
 258	lc->spinlock_index = 0;
 259	lc->percpu_offset = __per_cpu_offset[cpu];
 260	lc->kernel_asce = S390_lowcore.kernel_asce;
 261	lc->user_asce = s390_invalid_asce;
 262	lc->machine_flags = S390_lowcore.machine_flags;
 263	lc->user_timer = lc->system_timer =
 264		lc->steal_timer = lc->avg_steal_timer = 0;
 265	__ctl_store(lc->cregs_save_area, 0, 15);
 266	lc->cregs_save_area[1] = lc->kernel_asce;
 267	lc->cregs_save_area[7] = lc->user_asce;
 268	save_access_regs((unsigned int *) lc->access_regs_save_area);
 
 
 
 
 269	arch_spin_lock_setup(cpu);
 270}
 271
 272static void pcpu_attach_task(struct pcpu *pcpu, struct task_struct *tsk)
 273{
 274	struct lowcore *lc;
 275	int cpu;
 276
 277	cpu = pcpu - pcpu_devices;
 278	lc = lowcore_ptr[cpu];
 279	lc->kernel_stack = (unsigned long) task_stack_page(tsk)
 280		+ THREAD_SIZE - STACK_FRAME_OVERHEAD - sizeof(struct pt_regs);
 281	lc->current_task = (unsigned long) tsk;
 282	lc->lpp = LPP_MAGIC;
 283	lc->current_pid = tsk->pid;
 284	lc->user_timer = tsk->thread.user_timer;
 285	lc->guest_timer = tsk->thread.guest_timer;
 286	lc->system_timer = tsk->thread.system_timer;
 287	lc->hardirq_timer = tsk->thread.hardirq_timer;
 288	lc->softirq_timer = tsk->thread.softirq_timer;
 289	lc->steal_timer = 0;
 290}
 291
 292static void pcpu_start_fn(struct pcpu *pcpu, void (*func)(void *), void *data)
 293{
 294	struct lowcore *lc;
 295	int cpu;
 296
 297	cpu = pcpu - pcpu_devices;
 298	lc = lowcore_ptr[cpu];
 299	lc->restart_stack = lc->nodat_stack;
 300	lc->restart_fn = (unsigned long) func;
 301	lc->restart_data = (unsigned long) data;
 302	lc->restart_source = -1U;
 303	pcpu_sigp_retry(pcpu, SIGP_RESTART, 0);
 304}
 305
 306typedef void (pcpu_delegate_fn)(void *);
 307
 308/*
 309 * Call function via PSW restart on pcpu and stop the current cpu.
 310 */
 311static void __pcpu_delegate(pcpu_delegate_fn *func, void *data)
 312{
 313	func(data);	/* should not return */
 314}
 315
 316static void pcpu_delegate(struct pcpu *pcpu,
 317			  pcpu_delegate_fn *func,
 318			  void *data, unsigned long stack)
 319{
 320	struct lowcore *lc = lowcore_ptr[pcpu - pcpu_devices];
 321	unsigned int source_cpu = stap();
 322
 323	__load_psw_mask(PSW_KERNEL_BITS | PSW_MASK_DAT);
 324	if (pcpu->address == source_cpu) {
 325		call_on_stack(2, stack, void, __pcpu_delegate,
 326			      pcpu_delegate_fn *, func, void *, data);
 327	}
 328	/* Stop target cpu (if func returns this stops the current cpu). */
 329	pcpu_sigp_retry(pcpu, SIGP_STOP, 0);
 330	/* Restart func on the target cpu and stop the current cpu. */
 331	mem_assign_absolute(lc->restart_stack, stack);
 332	mem_assign_absolute(lc->restart_fn, (unsigned long) func);
 333	mem_assign_absolute(lc->restart_data, (unsigned long) data);
 334	mem_assign_absolute(lc->restart_source, source_cpu);
 335	__bpon();
 336	asm volatile(
 337		"0:	sigp	0,%0,%2	# sigp restart to target cpu\n"
 338		"	brc	2,0b	# busy, try again\n"
 339		"1:	sigp	0,%1,%3	# sigp stop to current cpu\n"
 340		"	brc	2,1b	# busy, try again\n"
 341		: : "d" (pcpu->address), "d" (source_cpu),
 342		    "K" (SIGP_RESTART), "K" (SIGP_STOP)
 343		: "0", "1", "cc");
 344	for (;;) ;
 345}
 346
 347/*
 348 * Enable additional logical cpus for multi-threading.
 349 */
 350static int pcpu_set_smt(unsigned int mtid)
 351{
 352	int cc;
 353
 354	if (smp_cpu_mtid == mtid)
 355		return 0;
 356	cc = __pcpu_sigp(0, SIGP_SET_MULTI_THREADING, mtid, NULL);
 357	if (cc == 0) {
 358		smp_cpu_mtid = mtid;
 359		smp_cpu_mt_shift = 0;
 360		while (smp_cpu_mtid >= (1U << smp_cpu_mt_shift))
 361			smp_cpu_mt_shift++;
 362		pcpu_devices[0].address = stap();
 363	}
 364	return cc;
 365}
 366
 367/*
 368 * Call function on an online CPU.
 369 */
 370void smp_call_online_cpu(void (*func)(void *), void *data)
 371{
 372	struct pcpu *pcpu;
 373
 374	/* Use the current cpu if it is online. */
 375	pcpu = pcpu_find_address(cpu_online_mask, stap());
 376	if (!pcpu)
 377		/* Use the first online cpu. */
 378		pcpu = pcpu_devices + cpumask_first(cpu_online_mask);
 379	pcpu_delegate(pcpu, func, data, (unsigned long) restart_stack);
 380}
 381
 382/*
 383 * Call function on the ipl CPU.
 384 */
 385void smp_call_ipl_cpu(void (*func)(void *), void *data)
 386{
 387	struct lowcore *lc = lowcore_ptr[0];
 388
 389	if (pcpu_devices[0].address == stap())
 390		lc = &S390_lowcore;
 391
 392	pcpu_delegate(&pcpu_devices[0], func, data,
 393		      lc->nodat_stack);
 394}
 395
 396int smp_find_processor_id(u16 address)
 397{
 398	int cpu;
 399
 400	for_each_present_cpu(cpu)
 401		if (pcpu_devices[cpu].address == address)
 402			return cpu;
 403	return -1;
 404}
 405
 406void schedule_mcck_handler(void)
 407{
 408	pcpu_ec_call(pcpu_devices + smp_processor_id(), ec_mcck_pending);
 409}
 410
 411bool notrace arch_vcpu_is_preempted(int cpu)
 412{
 413	if (test_cpu_flag_of(CIF_ENABLED_WAIT, cpu))
 414		return false;
 415	if (pcpu_running(pcpu_devices + cpu))
 416		return false;
 417	return true;
 418}
 419EXPORT_SYMBOL(arch_vcpu_is_preempted);
 420
 421void notrace smp_yield_cpu(int cpu)
 422{
 423	if (!MACHINE_HAS_DIAG9C)
 424		return;
 425	diag_stat_inc_norecursion(DIAG_STAT_X09C);
 426	asm volatile("diag %0,0,0x9c"
 427		     : : "d" (pcpu_devices[cpu].address));
 
 
 
 428}
 429EXPORT_SYMBOL_GPL(smp_yield_cpu);
 430
 431/*
 432 * Send cpus emergency shutdown signal. This gives the cpus the
 433 * opportunity to complete outstanding interrupts.
 434 */
 435void notrace smp_emergency_stop(void)
 436{
 437	static arch_spinlock_t lock = __ARCH_SPIN_LOCK_UNLOCKED;
 438	static cpumask_t cpumask;
 439	u64 end;
 440	int cpu;
 441
 442	arch_spin_lock(&lock);
 443	cpumask_copy(&cpumask, cpu_online_mask);
 444	cpumask_clear_cpu(smp_processor_id(), &cpumask);
 445
 446	end = get_tod_clock() + (1000000UL << 12);
 447	for_each_cpu(cpu, &cpumask) {
 448		struct pcpu *pcpu = pcpu_devices + cpu;
 449		set_bit(ec_stop_cpu, &pcpu->ec_mask);
 450		while (__pcpu_sigp(pcpu->address, SIGP_EMERGENCY_SIGNAL,
 451				   0, NULL) == SIGP_CC_BUSY &&
 452		       get_tod_clock() < end)
 453			cpu_relax();
 454	}
 455	while (get_tod_clock() < end) {
 456		for_each_cpu(cpu, &cpumask)
 457			if (pcpu_stopped(pcpu_devices + cpu))
 458				cpumask_clear_cpu(cpu, &cpumask);
 459		if (cpumask_empty(&cpumask))
 460			break;
 461		cpu_relax();
 462	}
 463	arch_spin_unlock(&lock);
 464}
 465NOKPROBE_SYMBOL(smp_emergency_stop);
 466
 467/*
 468 * Stop all cpus but the current one.
 469 */
 470void smp_send_stop(void)
 471{
 472	int cpu;
 473
 474	/* Disable all interrupts/machine checks */
 475	__load_psw_mask(PSW_KERNEL_BITS | PSW_MASK_DAT);
 476	trace_hardirqs_off();
 477
 478	debug_set_critical();
 479
 480	if (oops_in_progress)
 481		smp_emergency_stop();
 482
 483	/* stop all processors */
 484	for_each_online_cpu(cpu) {
 485		if (cpu == smp_processor_id())
 486			continue;
 487		pcpu_sigp_retry(pcpu_devices + cpu, SIGP_STOP, 0);
 488		while (!pcpu_stopped(pcpu_devices + cpu))
 489			cpu_relax();
 490	}
 491}
 492
 493/*
 494 * This is the main routine where commands issued by other
 495 * cpus are handled.
 496 */
 497static void smp_handle_ext_call(void)
 498{
 499	unsigned long bits;
 500
 501	/* handle bit signal external calls */
 502	bits = xchg(&pcpu_devices[smp_processor_id()].ec_mask, 0);
 503	if (test_bit(ec_stop_cpu, &bits))
 504		smp_stop_cpu();
 505	if (test_bit(ec_schedule, &bits))
 506		scheduler_ipi();
 507	if (test_bit(ec_call_function_single, &bits))
 508		generic_smp_call_function_single_interrupt();
 509	if (test_bit(ec_mcck_pending, &bits))
 510		__s390_handle_mcck();
 511	if (test_bit(ec_irq_work, &bits))
 512		irq_work_run();
 513}
 514
 515static void do_ext_call_interrupt(struct ext_code ext_code,
 516				  unsigned int param32, unsigned long param64)
 517{
 518	inc_irq_stat(ext_code.code == 0x1202 ? IRQEXT_EXC : IRQEXT_EMS);
 519	smp_handle_ext_call();
 520}
 521
 522void arch_send_call_function_ipi_mask(const struct cpumask *mask)
 523{
 524	int cpu;
 525
 526	for_each_cpu(cpu, mask)
 527		pcpu_ec_call(pcpu_devices + cpu, ec_call_function_single);
 528}
 529
 530void arch_send_call_function_single_ipi(int cpu)
 531{
 532	pcpu_ec_call(pcpu_devices + cpu, ec_call_function_single);
 533}
 534
 535/*
 536 * this function sends a 'reschedule' IPI to another CPU.
 537 * it goes straight through and wastes no time serializing
 538 * anything. Worst case is that we lose a reschedule ...
 539 */
 540void smp_send_reschedule(int cpu)
 541{
 542	pcpu_ec_call(pcpu_devices + cpu, ec_schedule);
 543}
 544
 545#ifdef CONFIG_IRQ_WORK
 546void arch_irq_work_raise(void)
 547{
 548	pcpu_ec_call(pcpu_devices + smp_processor_id(), ec_irq_work);
 549}
 550#endif
 551
 552/*
 553 * parameter area for the set/clear control bit callbacks
 554 */
 555struct ec_creg_mask_parms {
 556	unsigned long orval;
 557	unsigned long andval;
 558	int cr;
 559};
 560
 561/*
 562 * callback for setting/clearing control bits
 563 */
 564static void smp_ctl_bit_callback(void *info)
 565{
 566	struct ec_creg_mask_parms *pp = info;
 567	unsigned long cregs[16];
 568
 569	__ctl_store(cregs, 0, 15);
 570	cregs[pp->cr] = (cregs[pp->cr] & pp->andval) | pp->orval;
 571	__ctl_load(cregs, 0, 15);
 572}
 573
 574static DEFINE_SPINLOCK(ctl_lock);
 575static unsigned long ctlreg;
 576
 577/*
 578 * Set a bit in a control register of all cpus
 579 */
 580void smp_ctl_set_bit(int cr, int bit)
 581{
 582	struct ec_creg_mask_parms parms = { 1UL << bit, -1UL, cr };
 583
 584	spin_lock(&ctl_lock);
 585	memcpy_absolute(&ctlreg, &S390_lowcore.cregs_save_area[cr], sizeof(ctlreg));
 586	__set_bit(bit, &ctlreg);
 587	memcpy_absolute(&S390_lowcore.cregs_save_area[cr], &ctlreg, sizeof(ctlreg));
 588	spin_unlock(&ctl_lock);
 589	on_each_cpu(smp_ctl_bit_callback, &parms, 1);
 590}
 591EXPORT_SYMBOL(smp_ctl_set_bit);
 592
 593/*
 594 * Clear a bit in a control register of all cpus
 595 */
 596void smp_ctl_clear_bit(int cr, int bit)
 597{
 598	struct ec_creg_mask_parms parms = { 0, ~(1UL << bit), cr };
 599
 600	spin_lock(&ctl_lock);
 601	memcpy_absolute(&ctlreg, &S390_lowcore.cregs_save_area[cr], sizeof(ctlreg));
 602	__clear_bit(bit, &ctlreg);
 603	memcpy_absolute(&S390_lowcore.cregs_save_area[cr], &ctlreg, sizeof(ctlreg));
 604	spin_unlock(&ctl_lock);
 605	on_each_cpu(smp_ctl_bit_callback, &parms, 1);
 606}
 607EXPORT_SYMBOL(smp_ctl_clear_bit);
 608
 609#ifdef CONFIG_CRASH_DUMP
 610
 611int smp_store_status(int cpu)
 612{
 613	struct lowcore *lc;
 614	struct pcpu *pcpu;
 615	unsigned long pa;
 616
 617	pcpu = pcpu_devices + cpu;
 618	lc = lowcore_ptr[cpu];
 619	pa = __pa(&lc->floating_pt_save_area);
 620	if (__pcpu_sigp_relax(pcpu->address, SIGP_STORE_STATUS_AT_ADDRESS,
 621			      pa) != SIGP_CC_ORDER_CODE_ACCEPTED)
 622		return -EIO;
 623	if (!MACHINE_HAS_VX && !MACHINE_HAS_GS)
 624		return 0;
 625	pa = __pa(lc->mcesad & MCESA_ORIGIN_MASK);
 626	if (MACHINE_HAS_GS)
 627		pa |= lc->mcesad & MCESA_LC_MASK;
 628	if (__pcpu_sigp_relax(pcpu->address, SIGP_STORE_ADDITIONAL_STATUS,
 629			      pa) != SIGP_CC_ORDER_CODE_ACCEPTED)
 630		return -EIO;
 631	return 0;
 632}
 633
 634/*
 635 * Collect CPU state of the previous, crashed system.
 636 * There are four cases:
 637 * 1) standard zfcp/nvme dump
 638 *    condition: OLDMEM_BASE == NULL && is_ipl_type_dump() == true
 639 *    The state for all CPUs except the boot CPU needs to be collected
 640 *    with sigp stop-and-store-status. The boot CPU state is located in
 641 *    the absolute lowcore of the memory stored in the HSA. The zcore code
 642 *    will copy the boot CPU state from the HSA.
 643 * 2) stand-alone kdump for SCSI/NVMe (zfcp/nvme dump with swapped memory)
 644 *    condition: OLDMEM_BASE != NULL && is_ipl_type_dump() == true
 645 *    The state for all CPUs except the boot CPU needs to be collected
 646 *    with sigp stop-and-store-status. The firmware or the boot-loader
 647 *    stored the registers of the boot CPU in the absolute lowcore in the
 648 *    memory of the old system.
 649 * 3) kdump and the old kernel did not store the CPU state,
 650 *    or stand-alone kdump for DASD
 651 *    condition: OLDMEM_BASE != NULL && !is_kdump_kernel()
 652 *    The state for all CPUs except the boot CPU needs to be collected
 653 *    with sigp stop-and-store-status. The kexec code or the boot-loader
 654 *    stored the registers of the boot CPU in the memory of the old system.
 655 * 4) kdump and the old kernel stored the CPU state
 656 *    condition: OLDMEM_BASE != NULL && is_kdump_kernel()
 657 *    This case does not exist for s390 anymore, setup_arch explicitly
 658 *    deactivates the elfcorehdr= kernel parameter
 659 */
 660static __init void smp_save_cpu_vxrs(struct save_area *sa, u16 addr,
 661				     bool is_boot_cpu, unsigned long page)
 662{
 663	__vector128 *vxrs = (__vector128 *) page;
 664
 665	if (is_boot_cpu)
 666		vxrs = boot_cpu_vector_save_area;
 667	else
 668		__pcpu_sigp_relax(addr, SIGP_STORE_ADDITIONAL_STATUS, page);
 669	save_area_add_vxrs(sa, vxrs);
 670}
 671
 672static __init void smp_save_cpu_regs(struct save_area *sa, u16 addr,
 673				     bool is_boot_cpu, unsigned long page)
 674{
 675	void *regs = (void *) page;
 676
 677	if (is_boot_cpu)
 678		copy_oldmem_kernel(regs, (void *) __LC_FPREGS_SAVE_AREA, 512);
 679	else
 680		__pcpu_sigp_relax(addr, SIGP_STORE_STATUS_AT_ADDRESS, page);
 681	save_area_add_regs(sa, regs);
 682}
 683
 684void __init smp_save_dump_cpus(void)
 685{
 686	int addr, boot_cpu_addr, max_cpu_addr;
 687	struct save_area *sa;
 688	unsigned long page;
 689	bool is_boot_cpu;
 690
 691	if (!(OLDMEM_BASE || is_ipl_type_dump()))
 692		/* No previous system present, normal boot. */
 693		return;
 694	/* Allocate a page as dumping area for the store status sigps */
 695	page = memblock_phys_alloc_range(PAGE_SIZE, PAGE_SIZE, 0, 1UL << 31);
 696	if (!page)
 697		panic("ERROR: Failed to allocate %lx bytes below %lx\n",
 698		      PAGE_SIZE, 1UL << 31);
 699
 700	/* Set multi-threading state to the previous system. */
 701	pcpu_set_smt(sclp.mtid_prev);
 702	boot_cpu_addr = stap();
 703	max_cpu_addr = SCLP_MAX_CORES << sclp.mtid_prev;
 704	for (addr = 0; addr <= max_cpu_addr; addr++) {
 705		if (__pcpu_sigp_relax(addr, SIGP_SENSE, 0) ==
 706		    SIGP_CC_NOT_OPERATIONAL)
 707			continue;
 708		is_boot_cpu = (addr == boot_cpu_addr);
 709		/* Allocate save area */
 710		sa = save_area_alloc(is_boot_cpu);
 711		if (!sa)
 712			panic("could not allocate memory for save area\n");
 713		if (MACHINE_HAS_VX)
 714			/* Get the vector registers */
 715			smp_save_cpu_vxrs(sa, addr, is_boot_cpu, page);
 716		/*
 717		 * For a zfcp/nvme dump OLDMEM_BASE == NULL and the registers
 718		 * of the boot CPU are stored in the HSA. To retrieve
 719		 * these registers an SCLP request is required which is
 720		 * done by drivers/s390/char/zcore.c:init_cpu_info()
 721		 */
 722		if (!is_boot_cpu || OLDMEM_BASE)
 723			/* Get the CPU registers */
 724			smp_save_cpu_regs(sa, addr, is_boot_cpu, page);
 725	}
 726	memblock_free(page, PAGE_SIZE);
 727	diag_dma_ops.diag308_reset();
 728	pcpu_set_smt(0);
 729}
 730#endif /* CONFIG_CRASH_DUMP */
 731
 732void smp_cpu_set_polarization(int cpu, int val)
 733{
 734	pcpu_devices[cpu].polarization = val;
 735}
 736
 737int smp_cpu_get_polarization(int cpu)
 738{
 739	return pcpu_devices[cpu].polarization;
 740}
 741
 742int smp_cpu_get_cpu_address(int cpu)
 743{
 744	return pcpu_devices[cpu].address;
 745}
 746
 747static void __ref smp_get_core_info(struct sclp_core_info *info, int early)
 748{
 749	static int use_sigp_detection;
 750	int address;
 751
 752	if (use_sigp_detection || sclp_get_core_info(info, early)) {
 753		use_sigp_detection = 1;
 754		for (address = 0;
 755		     address < (SCLP_MAX_CORES << smp_cpu_mt_shift);
 756		     address += (1U << smp_cpu_mt_shift)) {
 757			if (__pcpu_sigp_relax(address, SIGP_SENSE, 0) ==
 758			    SIGP_CC_NOT_OPERATIONAL)
 759				continue;
 760			info->core[info->configured].core_id =
 761				address >> smp_cpu_mt_shift;
 762			info->configured++;
 763		}
 764		info->combined = info->configured;
 765	}
 766}
 767
 768static int smp_add_present_cpu(int cpu);
 769
 770static int smp_add_core(struct sclp_core_entry *core, cpumask_t *avail,
 771			bool configured, bool early)
 772{
 773	struct pcpu *pcpu;
 774	int cpu, nr, i;
 
 775	u16 address;
 776
 777	nr = 0;
 778	if (sclp.has_core_type && core->type != boot_core_type)
 779		return nr;
 780	cpu = cpumask_first(avail);
 781	address = core->core_id << smp_cpu_mt_shift;
 782	for (i = 0; (i <= smp_cpu_mtid) && (cpu < nr_cpu_ids); i++) {
 783		if (pcpu_find_address(cpu_present_mask, address + i))
 784			continue;
 785		pcpu = pcpu_devices + cpu;
 786		pcpu->address = address + i;
 787		if (configured)
 788			pcpu->state = CPU_STATE_CONFIGURED;
 789		else
 790			pcpu->state = CPU_STATE_STANDBY;
 791		smp_cpu_set_polarization(cpu, POLARIZATION_UNKNOWN);
 792		set_cpu_present(cpu, true);
 793		if (!early && smp_add_present_cpu(cpu) != 0)
 794			set_cpu_present(cpu, false);
 795		else
 796			nr++;
 797		cpumask_clear_cpu(cpu, avail);
 798		cpu = cpumask_next(cpu, avail);
 799	}
 800	return nr;
 801}
 802
 803static int __smp_rescan_cpus(struct sclp_core_info *info, bool early)
 804{
 805	struct sclp_core_entry *core;
 806	static cpumask_t avail;
 807	bool configured;
 808	u16 core_id;
 809	int nr, i;
 810
 811	get_online_cpus();
 812	mutex_lock(&smp_cpu_state_mutex);
 813	nr = 0;
 814	cpumask_xor(&avail, cpu_possible_mask, cpu_present_mask);
 815	/*
 816	 * Add IPL core first (which got logical CPU number 0) to make sure
 817	 * that all SMT threads get subsequent logical CPU numbers.
 818	 */
 819	if (early) {
 820		core_id = pcpu_devices[0].address >> smp_cpu_mt_shift;
 821		for (i = 0; i < info->configured; i++) {
 822			core = &info->core[i];
 823			if (core->core_id == core_id) {
 824				nr += smp_add_core(core, &avail, true, early);
 825				break;
 826			}
 827		}
 828	}
 829	for (i = 0; i < info->combined; i++) {
 830		configured = i < info->configured;
 831		nr += smp_add_core(&info->core[i], &avail, configured, early);
 832	}
 833	mutex_unlock(&smp_cpu_state_mutex);
 834	put_online_cpus();
 835	return nr;
 836}
 837
 838void __init smp_detect_cpus(void)
 839{
 840	unsigned int cpu, mtid, c_cpus, s_cpus;
 841	struct sclp_core_info *info;
 842	u16 address;
 843
 844	/* Get CPU information */
 845	info = memblock_alloc(sizeof(*info), 8);
 846	if (!info)
 847		panic("%s: Failed to allocate %zu bytes align=0x%x\n",
 848		      __func__, sizeof(*info), 8);
 849	smp_get_core_info(info, 1);
 850	/* Find boot CPU type */
 851	if (sclp.has_core_type) {
 852		address = stap();
 853		for (cpu = 0; cpu < info->combined; cpu++)
 854			if (info->core[cpu].core_id == address) {
 855				/* The boot cpu dictates the cpu type. */
 856				boot_core_type = info->core[cpu].type;
 857				break;
 858			}
 859		if (cpu >= info->combined)
 860			panic("Could not find boot CPU type");
 861	}
 862
 863	/* Set multi-threading state for the current system */
 864	mtid = boot_core_type ? sclp.mtid : sclp.mtid_cp;
 865	mtid = (mtid < smp_max_threads) ? mtid : smp_max_threads - 1;
 866	pcpu_set_smt(mtid);
 867
 868	/* Print number of CPUs */
 869	c_cpus = s_cpus = 0;
 870	for (cpu = 0; cpu < info->combined; cpu++) {
 871		if (sclp.has_core_type &&
 872		    info->core[cpu].type != boot_core_type)
 873			continue;
 874		if (cpu < info->configured)
 875			c_cpus += smp_cpu_mtid + 1;
 876		else
 877			s_cpus += smp_cpu_mtid + 1;
 878	}
 879	pr_info("%d configured CPUs, %d standby CPUs\n", c_cpus, s_cpus);
 880
 881	/* Add CPUs present at boot */
 882	__smp_rescan_cpus(info, true);
 
 
 883	memblock_free_early((unsigned long)info, sizeof(*info));
 884}
 885
 886static void smp_init_secondary(void)
 887{
 888	int cpu = raw_smp_processor_id();
 889
 890	S390_lowcore.last_update_clock = get_tod_clock();
 891	restore_access_regs(S390_lowcore.access_regs_save_area);
 892	cpu_init();
 893	rcu_cpu_starting(cpu);
 894	init_cpu_timer();
 895	vtime_init();
 896	vdso_getcpu_init();
 897	pfault_init();
 898	cpumask_set_cpu(cpu, &cpu_setup_mask);
 899	update_cpu_masks();
 900	notify_cpu_starting(cpu);
 901	if (topology_cpu_dedicated(cpu))
 902		set_cpu_flag(CIF_DEDICATED_CPU);
 903	else
 904		clear_cpu_flag(CIF_DEDICATED_CPU);
 905	set_cpu_online(cpu, true);
 906	inc_irq_stat(CPU_RST);
 907	local_irq_enable();
 908	cpu_startup_entry(CPUHP_AP_ONLINE_IDLE);
 909}
 910
 911/*
 912 *	Activate a secondary processor.
 913 */
 914static void smp_start_secondary(void *cpuvoid)
 915{
 916	S390_lowcore.restart_stack = (unsigned long) restart_stack;
 917	S390_lowcore.restart_fn = (unsigned long) do_restart;
 918	S390_lowcore.restart_data = 0;
 919	S390_lowcore.restart_source = -1U;
 920	S390_lowcore.restart_flags = 0;
 921	call_on_stack_noreturn(smp_init_secondary, S390_lowcore.kernel_stack);
 
 922}
 923
 924/* Upping and downing of CPUs */
 925int __cpu_up(unsigned int cpu, struct task_struct *tidle)
 926{
 927	struct pcpu *pcpu = pcpu_devices + cpu;
 928	int rc;
 929
 
 930	if (pcpu->state != CPU_STATE_CONFIGURED)
 931		return -EIO;
 932	if (pcpu_sigp_retry(pcpu, SIGP_INITIAL_CPU_RESET, 0) !=
 
 
 
 
 
 
 
 
 
 
 
 933	    SIGP_CC_ORDER_CODE_ACCEPTED)
 934		return -EIO;
 935
 936	rc = pcpu_alloc_lowcore(pcpu, cpu);
 937	if (rc)
 938		return rc;
 939	pcpu_prepare_secondary(pcpu, cpu);
 940	pcpu_attach_task(pcpu, tidle);
 941	pcpu_start_fn(pcpu, smp_start_secondary, NULL);
 942	/* Wait until cpu puts itself in the online & active maps */
 943	while (!cpu_online(cpu))
 944		cpu_relax();
 945	return 0;
 946}
 947
 948static unsigned int setup_possible_cpus __initdata;
 949
 950static int __init _setup_possible_cpus(char *s)
 951{
 952	get_option(&s, &setup_possible_cpus);
 953	return 0;
 954}
 955early_param("possible_cpus", _setup_possible_cpus);
 956
 957int __cpu_disable(void)
 958{
 959	unsigned long cregs[16];
 960	int cpu;
 961
 962	/* Handle possible pending IPIs */
 963	smp_handle_ext_call();
 964	cpu = smp_processor_id();
 965	set_cpu_online(cpu, false);
 966	cpumask_clear_cpu(cpu, &cpu_setup_mask);
 967	update_cpu_masks();
 968	/* Disable pseudo page faults on this cpu. */
 969	pfault_fini();
 970	/* Disable interrupt sources via control register. */
 971	__ctl_store(cregs, 0, 15);
 972	cregs[0]  &= ~0x0000ee70UL;	/* disable all external interrupts */
 973	cregs[6]  &= ~0xff000000UL;	/* disable all I/O interrupts */
 974	cregs[14] &= ~0x1f000000UL;	/* disable most machine checks */
 975	__ctl_load(cregs, 0, 15);
 976	clear_cpu_flag(CIF_NOHZ_DELAY);
 977	return 0;
 978}
 979
 980void __cpu_die(unsigned int cpu)
 981{
 982	struct pcpu *pcpu;
 983
 984	/* Wait until target cpu is down */
 985	pcpu = pcpu_devices + cpu;
 986	while (!pcpu_stopped(pcpu))
 987		cpu_relax();
 988	pcpu_free_lowcore(pcpu);
 989	cpumask_clear_cpu(cpu, mm_cpumask(&init_mm));
 990	cpumask_clear_cpu(cpu, &init_mm.context.cpu_attach_mask);
 991}
 992
 993void __noreturn cpu_die(void)
 994{
 995	idle_task_exit();
 996	__bpon();
 997	pcpu_sigp_retry(pcpu_devices + smp_processor_id(), SIGP_STOP, 0);
 998	for (;;) ;
 999}
1000
1001void __init smp_fill_possible_mask(void)
1002{
1003	unsigned int possible, sclp_max, cpu;
1004
1005	sclp_max = max(sclp.mtid, sclp.mtid_cp) + 1;
1006	sclp_max = min(smp_max_threads, sclp_max);
1007	sclp_max = (sclp.max_cores * sclp_max) ?: nr_cpu_ids;
1008	possible = setup_possible_cpus ?: nr_cpu_ids;
1009	possible = min(possible, sclp_max);
1010	for (cpu = 0; cpu < possible && cpu < nr_cpu_ids; cpu++)
1011		set_cpu_possible(cpu, true);
1012}
1013
1014void __init smp_prepare_cpus(unsigned int max_cpus)
1015{
1016	/* request the 0x1201 emergency signal external interrupt */
1017	if (register_external_irq(EXT_IRQ_EMERGENCY_SIG, do_ext_call_interrupt))
1018		panic("Couldn't request external interrupt 0x1201");
1019	/* request the 0x1202 external call external interrupt */
1020	if (register_external_irq(EXT_IRQ_EXTERNAL_CALL, do_ext_call_interrupt))
1021		panic("Couldn't request external interrupt 0x1202");
1022}
1023
1024void __init smp_prepare_boot_cpu(void)
1025{
1026	struct pcpu *pcpu = pcpu_devices;
1027
1028	WARN_ON(!cpu_present(0) || !cpu_online(0));
1029	pcpu->state = CPU_STATE_CONFIGURED;
 
1030	S390_lowcore.percpu_offset = __per_cpu_offset[0];
1031	smp_cpu_set_polarization(0, POLARIZATION_UNKNOWN);
1032}
1033
 
 
 
 
1034void __init smp_setup_processor_id(void)
1035{
1036	pcpu_devices[0].address = stap();
1037	S390_lowcore.cpu_nr = 0;
1038	S390_lowcore.spinlock_lockval = arch_spin_lockval(0);
1039	S390_lowcore.spinlock_index = 0;
1040}
1041
1042/*
1043 * the frequency of the profiling timer can be changed
1044 * by writing a multiplier value into /proc/profile.
1045 *
1046 * usually you want to run this on all CPUs ;)
1047 */
1048int setup_profiling_timer(unsigned int multiplier)
1049{
1050	return 0;
1051}
1052
1053static ssize_t cpu_configure_show(struct device *dev,
1054				  struct device_attribute *attr, char *buf)
1055{
1056	ssize_t count;
1057
1058	mutex_lock(&smp_cpu_state_mutex);
1059	count = sprintf(buf, "%d\n", pcpu_devices[dev->id].state);
1060	mutex_unlock(&smp_cpu_state_mutex);
1061	return count;
1062}
1063
1064static ssize_t cpu_configure_store(struct device *dev,
1065				   struct device_attribute *attr,
1066				   const char *buf, size_t count)
1067{
1068	struct pcpu *pcpu;
1069	int cpu, val, rc, i;
1070	char delim;
1071
1072	if (sscanf(buf, "%d %c", &val, &delim) != 1)
1073		return -EINVAL;
1074	if (val != 0 && val != 1)
1075		return -EINVAL;
1076	get_online_cpus();
1077	mutex_lock(&smp_cpu_state_mutex);
1078	rc = -EBUSY;
1079	/* disallow configuration changes of online cpus and cpu 0 */
1080	cpu = dev->id;
1081	cpu = smp_get_base_cpu(cpu);
1082	if (cpu == 0)
1083		goto out;
1084	for (i = 0; i <= smp_cpu_mtid; i++)
1085		if (cpu_online(cpu + i))
1086			goto out;
1087	pcpu = pcpu_devices + cpu;
1088	rc = 0;
1089	switch (val) {
1090	case 0:
1091		if (pcpu->state != CPU_STATE_CONFIGURED)
1092			break;
1093		rc = sclp_core_deconfigure(pcpu->address >> smp_cpu_mt_shift);
1094		if (rc)
1095			break;
1096		for (i = 0; i <= smp_cpu_mtid; i++) {
1097			if (cpu + i >= nr_cpu_ids || !cpu_present(cpu + i))
1098				continue;
1099			pcpu[i].state = CPU_STATE_STANDBY;
1100			smp_cpu_set_polarization(cpu + i,
1101						 POLARIZATION_UNKNOWN);
1102		}
1103		topology_expect_change();
1104		break;
1105	case 1:
1106		if (pcpu->state != CPU_STATE_STANDBY)
1107			break;
1108		rc = sclp_core_configure(pcpu->address >> smp_cpu_mt_shift);
1109		if (rc)
1110			break;
1111		for (i = 0; i <= smp_cpu_mtid; i++) {
1112			if (cpu + i >= nr_cpu_ids || !cpu_present(cpu + i))
1113				continue;
1114			pcpu[i].state = CPU_STATE_CONFIGURED;
1115			smp_cpu_set_polarization(cpu + i,
1116						 POLARIZATION_UNKNOWN);
1117		}
1118		topology_expect_change();
1119		break;
1120	default:
1121		break;
1122	}
1123out:
1124	mutex_unlock(&smp_cpu_state_mutex);
1125	put_online_cpus();
1126	return rc ? rc : count;
1127}
1128static DEVICE_ATTR(configure, 0644, cpu_configure_show, cpu_configure_store);
1129
1130static ssize_t show_cpu_address(struct device *dev,
1131				struct device_attribute *attr, char *buf)
1132{
1133	return sprintf(buf, "%d\n", pcpu_devices[dev->id].address);
1134}
1135static DEVICE_ATTR(address, 0444, show_cpu_address, NULL);
1136
1137static struct attribute *cpu_common_attrs[] = {
1138	&dev_attr_configure.attr,
1139	&dev_attr_address.attr,
1140	NULL,
1141};
1142
1143static struct attribute_group cpu_common_attr_group = {
1144	.attrs = cpu_common_attrs,
1145};
1146
1147static struct attribute *cpu_online_attrs[] = {
1148	&dev_attr_idle_count.attr,
1149	&dev_attr_idle_time_us.attr,
1150	NULL,
1151};
1152
1153static struct attribute_group cpu_online_attr_group = {
1154	.attrs = cpu_online_attrs,
1155};
1156
1157static int smp_cpu_online(unsigned int cpu)
1158{
1159	struct device *s = &per_cpu(cpu_device, cpu)->dev;
1160
1161	return sysfs_create_group(&s->kobj, &cpu_online_attr_group);
1162}
1163
1164static int smp_cpu_pre_down(unsigned int cpu)
1165{
1166	struct device *s = &per_cpu(cpu_device, cpu)->dev;
1167
1168	sysfs_remove_group(&s->kobj, &cpu_online_attr_group);
1169	return 0;
1170}
1171
1172static int smp_add_present_cpu(int cpu)
1173{
1174	struct device *s;
1175	struct cpu *c;
1176	int rc;
1177
1178	c = kzalloc(sizeof(*c), GFP_KERNEL);
1179	if (!c)
1180		return -ENOMEM;
1181	per_cpu(cpu_device, cpu) = c;
1182	s = &c->dev;
1183	c->hotpluggable = 1;
1184	rc = register_cpu(c, cpu);
1185	if (rc)
1186		goto out;
1187	rc = sysfs_create_group(&s->kobj, &cpu_common_attr_group);
1188	if (rc)
1189		goto out_cpu;
1190	rc = topology_cpu_init(c);
1191	if (rc)
1192		goto out_topology;
1193	return 0;
1194
1195out_topology:
1196	sysfs_remove_group(&s->kobj, &cpu_common_attr_group);
1197out_cpu:
1198	unregister_cpu(c);
1199out:
1200	return rc;
1201}
1202
1203int __ref smp_rescan_cpus(void)
1204{
1205	struct sclp_core_info *info;
1206	int nr;
1207
1208	info = kzalloc(sizeof(*info), GFP_KERNEL);
1209	if (!info)
1210		return -ENOMEM;
1211	smp_get_core_info(info, 0);
1212	nr = __smp_rescan_cpus(info, false);
 
 
 
 
1213	kfree(info);
1214	if (nr)
1215		topology_schedule_update();
1216	return 0;
1217}
1218
1219static ssize_t __ref rescan_store(struct device *dev,
1220				  struct device_attribute *attr,
1221				  const char *buf,
1222				  size_t count)
1223{
1224	int rc;
1225
1226	rc = lock_device_hotplug_sysfs();
1227	if (rc)
1228		return rc;
1229	rc = smp_rescan_cpus();
1230	unlock_device_hotplug();
1231	return rc ? rc : count;
1232}
1233static DEVICE_ATTR_WO(rescan);
1234
1235static int __init s390_smp_init(void)
1236{
1237	int cpu, rc = 0;
1238
1239	rc = device_create_file(cpu_subsys.dev_root, &dev_attr_rescan);
1240	if (rc)
1241		return rc;
1242	for_each_present_cpu(cpu) {
1243		rc = smp_add_present_cpu(cpu);
1244		if (rc)
1245			goto out;
1246	}
1247
1248	rc = cpuhp_setup_state(CPUHP_AP_ONLINE_DYN, "s390/smp:online",
1249			       smp_cpu_online, smp_cpu_pre_down);
1250	rc = rc <= 0 ? rc : 0;
1251out:
1252	return rc;
1253}
1254subsys_initcall(s390_smp_init);
1255
1256static __always_inline void set_new_lowcore(struct lowcore *lc)
1257{
1258	union register_pair dst, src;
1259	u32 pfx;
1260
1261	src.even = (unsigned long) &S390_lowcore;
1262	src.odd  = sizeof(S390_lowcore);
1263	dst.even = (unsigned long) lc;
1264	dst.odd  = sizeof(*lc);
1265	pfx = (unsigned long) lc;
1266
1267	asm volatile(
1268		"	mvcl	%[dst],%[src]\n"
1269		"	spx	%[pfx]\n"
1270		: [dst] "+&d" (dst.pair), [src] "+&d" (src.pair)
1271		: [pfx] "Q" (pfx)
1272		: "memory", "cc");
1273}
1274
1275static int __init smp_reinit_ipl_cpu(void)
1276{
1277	unsigned long async_stack, nodat_stack, mcck_stack;
1278	struct lowcore *lc, *lc_ipl;
1279	unsigned long flags;
1280
1281	lc_ipl = lowcore_ptr[0];
1282	lc = (struct lowcore *)	__get_free_pages(GFP_KERNEL | GFP_DMA, LC_ORDER);
1283	nodat_stack = __get_free_pages(GFP_KERNEL, THREAD_SIZE_ORDER);
1284	async_stack = stack_alloc();
1285	mcck_stack = stack_alloc();
1286	if (!lc || !nodat_stack || !async_stack || !mcck_stack)
1287		panic("Couldn't allocate memory");
1288
1289	local_irq_save(flags);
1290	local_mcck_disable();
1291	set_new_lowcore(lc);
1292	S390_lowcore.nodat_stack = nodat_stack + STACK_INIT_OFFSET;
1293	S390_lowcore.async_stack = async_stack + STACK_INIT_OFFSET;
1294	S390_lowcore.mcck_stack = mcck_stack + STACK_INIT_OFFSET;
1295	lowcore_ptr[0] = lc;
1296	local_mcck_enable();
1297	local_irq_restore(flags);
1298
1299	free_pages(lc_ipl->async_stack - STACK_INIT_OFFSET, THREAD_SIZE_ORDER);
1300	memblock_free_late(lc_ipl->mcck_stack - STACK_INIT_OFFSET, THREAD_SIZE);
1301	memblock_free_late((unsigned long) lc_ipl, sizeof(*lc_ipl));
1302
1303	return 0;
1304}
1305early_initcall(smp_reinit_ipl_cpu);