Loading...
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright (c) 2014 MediaTek Inc.
4 * Author: Jie Qiu <jie.qiu@mediatek.com>
5 */
6
7#include <linux/arm-smccc.h>
8#include <linux/clk.h>
9#include <linux/delay.h>
10#include <linux/hdmi.h>
11#include <linux/i2c.h>
12#include <linux/io.h>
13#include <linux/kernel.h>
14#include <linux/mfd/syscon.h>
15#include <linux/of_platform.h>
16#include <linux/of.h>
17#include <linux/of_gpio.h>
18#include <linux/of_graph.h>
19#include <linux/phy/phy.h>
20#include <linux/platform_device.h>
21#include <linux/regmap.h>
22
23#include <sound/hdmi-codec.h>
24
25#include <drm/drm_atomic_helper.h>
26#include <drm/drm_crtc.h>
27#include <drm/drm_edid.h>
28#include <drm/drm_print.h>
29#include <drm/drm_probe_helper.h>
30
31#include "mtk_cec.h"
32#include "mtk_hdmi.h"
33#include "mtk_hdmi_regs.h"
34
35#define NCTS_BYTES 7
36
37enum mtk_hdmi_clk_id {
38 MTK_HDMI_CLK_HDMI_PIXEL,
39 MTK_HDMI_CLK_HDMI_PLL,
40 MTK_HDMI_CLK_AUD_BCLK,
41 MTK_HDMI_CLK_AUD_SPDIF,
42 MTK_HDMI_CLK_COUNT
43};
44
45enum hdmi_aud_input_type {
46 HDMI_AUD_INPUT_I2S = 0,
47 HDMI_AUD_INPUT_SPDIF,
48};
49
50enum hdmi_aud_i2s_fmt {
51 HDMI_I2S_MODE_RJT_24BIT = 0,
52 HDMI_I2S_MODE_RJT_16BIT,
53 HDMI_I2S_MODE_LJT_24BIT,
54 HDMI_I2S_MODE_LJT_16BIT,
55 HDMI_I2S_MODE_I2S_24BIT,
56 HDMI_I2S_MODE_I2S_16BIT
57};
58
59enum hdmi_aud_mclk {
60 HDMI_AUD_MCLK_128FS,
61 HDMI_AUD_MCLK_192FS,
62 HDMI_AUD_MCLK_256FS,
63 HDMI_AUD_MCLK_384FS,
64 HDMI_AUD_MCLK_512FS,
65 HDMI_AUD_MCLK_768FS,
66 HDMI_AUD_MCLK_1152FS,
67};
68
69enum hdmi_aud_channel_type {
70 HDMI_AUD_CHAN_TYPE_1_0 = 0,
71 HDMI_AUD_CHAN_TYPE_1_1,
72 HDMI_AUD_CHAN_TYPE_2_0,
73 HDMI_AUD_CHAN_TYPE_2_1,
74 HDMI_AUD_CHAN_TYPE_3_0,
75 HDMI_AUD_CHAN_TYPE_3_1,
76 HDMI_AUD_CHAN_TYPE_4_0,
77 HDMI_AUD_CHAN_TYPE_4_1,
78 HDMI_AUD_CHAN_TYPE_5_0,
79 HDMI_AUD_CHAN_TYPE_5_1,
80 HDMI_AUD_CHAN_TYPE_6_0,
81 HDMI_AUD_CHAN_TYPE_6_1,
82 HDMI_AUD_CHAN_TYPE_7_0,
83 HDMI_AUD_CHAN_TYPE_7_1,
84 HDMI_AUD_CHAN_TYPE_3_0_LRS,
85 HDMI_AUD_CHAN_TYPE_3_1_LRS,
86 HDMI_AUD_CHAN_TYPE_4_0_CLRS,
87 HDMI_AUD_CHAN_TYPE_4_1_CLRS,
88 HDMI_AUD_CHAN_TYPE_6_1_CS,
89 HDMI_AUD_CHAN_TYPE_6_1_CH,
90 HDMI_AUD_CHAN_TYPE_6_1_OH,
91 HDMI_AUD_CHAN_TYPE_6_1_CHR,
92 HDMI_AUD_CHAN_TYPE_7_1_LH_RH,
93 HDMI_AUD_CHAN_TYPE_7_1_LSR_RSR,
94 HDMI_AUD_CHAN_TYPE_7_1_LC_RC,
95 HDMI_AUD_CHAN_TYPE_7_1_LW_RW,
96 HDMI_AUD_CHAN_TYPE_7_1_LSD_RSD,
97 HDMI_AUD_CHAN_TYPE_7_1_LSS_RSS,
98 HDMI_AUD_CHAN_TYPE_7_1_LHS_RHS,
99 HDMI_AUD_CHAN_TYPE_7_1_CS_CH,
100 HDMI_AUD_CHAN_TYPE_7_1_CS_OH,
101 HDMI_AUD_CHAN_TYPE_7_1_CS_CHR,
102 HDMI_AUD_CHAN_TYPE_7_1_CH_OH,
103 HDMI_AUD_CHAN_TYPE_7_1_CH_CHR,
104 HDMI_AUD_CHAN_TYPE_7_1_OH_CHR,
105 HDMI_AUD_CHAN_TYPE_7_1_LSS_RSS_LSR_RSR,
106 HDMI_AUD_CHAN_TYPE_6_0_CS,
107 HDMI_AUD_CHAN_TYPE_6_0_CH,
108 HDMI_AUD_CHAN_TYPE_6_0_OH,
109 HDMI_AUD_CHAN_TYPE_6_0_CHR,
110 HDMI_AUD_CHAN_TYPE_7_0_LH_RH,
111 HDMI_AUD_CHAN_TYPE_7_0_LSR_RSR,
112 HDMI_AUD_CHAN_TYPE_7_0_LC_RC,
113 HDMI_AUD_CHAN_TYPE_7_0_LW_RW,
114 HDMI_AUD_CHAN_TYPE_7_0_LSD_RSD,
115 HDMI_AUD_CHAN_TYPE_7_0_LSS_RSS,
116 HDMI_AUD_CHAN_TYPE_7_0_LHS_RHS,
117 HDMI_AUD_CHAN_TYPE_7_0_CS_CH,
118 HDMI_AUD_CHAN_TYPE_7_0_CS_OH,
119 HDMI_AUD_CHAN_TYPE_7_0_CS_CHR,
120 HDMI_AUD_CHAN_TYPE_7_0_CH_OH,
121 HDMI_AUD_CHAN_TYPE_7_0_CH_CHR,
122 HDMI_AUD_CHAN_TYPE_7_0_OH_CHR,
123 HDMI_AUD_CHAN_TYPE_7_0_LSS_RSS_LSR_RSR,
124 HDMI_AUD_CHAN_TYPE_8_0_LH_RH_CS,
125 HDMI_AUD_CHAN_TYPE_UNKNOWN = 0xFF
126};
127
128enum hdmi_aud_channel_swap_type {
129 HDMI_AUD_SWAP_LR,
130 HDMI_AUD_SWAP_LFE_CC,
131 HDMI_AUD_SWAP_LSRS,
132 HDMI_AUD_SWAP_RLS_RRS,
133 HDMI_AUD_SWAP_LR_STATUS,
134};
135
136struct hdmi_audio_param {
137 enum hdmi_audio_coding_type aud_codec;
138 enum hdmi_audio_sample_size aud_sampe_size;
139 enum hdmi_aud_input_type aud_input_type;
140 enum hdmi_aud_i2s_fmt aud_i2s_fmt;
141 enum hdmi_aud_mclk aud_mclk;
142 enum hdmi_aud_channel_type aud_input_chan_type;
143 struct hdmi_codec_params codec_params;
144};
145
146struct mtk_hdmi {
147 struct drm_bridge bridge;
148 struct drm_bridge *next_bridge;
149 struct drm_connector conn;
150 struct device *dev;
151 struct phy *phy;
152 struct device *cec_dev;
153 struct i2c_adapter *ddc_adpt;
154 struct clk *clk[MTK_HDMI_CLK_COUNT];
155 struct drm_display_mode mode;
156 bool dvi_mode;
157 u32 min_clock;
158 u32 max_clock;
159 u32 max_hdisplay;
160 u32 max_vdisplay;
161 u32 ibias;
162 u32 ibias_up;
163 struct regmap *sys_regmap;
164 unsigned int sys_offset;
165 void __iomem *regs;
166 enum hdmi_colorspace csp;
167 struct hdmi_audio_param aud_param;
168 bool audio_enable;
169 bool powered;
170 bool enabled;
171};
172
173static inline struct mtk_hdmi *hdmi_ctx_from_bridge(struct drm_bridge *b)
174{
175 return container_of(b, struct mtk_hdmi, bridge);
176}
177
178static inline struct mtk_hdmi *hdmi_ctx_from_conn(struct drm_connector *c)
179{
180 return container_of(c, struct mtk_hdmi, conn);
181}
182
183static u32 mtk_hdmi_read(struct mtk_hdmi *hdmi, u32 offset)
184{
185 return readl(hdmi->regs + offset);
186}
187
188static void mtk_hdmi_write(struct mtk_hdmi *hdmi, u32 offset, u32 val)
189{
190 writel(val, hdmi->regs + offset);
191}
192
193static void mtk_hdmi_clear_bits(struct mtk_hdmi *hdmi, u32 offset, u32 bits)
194{
195 void __iomem *reg = hdmi->regs + offset;
196 u32 tmp;
197
198 tmp = readl(reg);
199 tmp &= ~bits;
200 writel(tmp, reg);
201}
202
203static void mtk_hdmi_set_bits(struct mtk_hdmi *hdmi, u32 offset, u32 bits)
204{
205 void __iomem *reg = hdmi->regs + offset;
206 u32 tmp;
207
208 tmp = readl(reg);
209 tmp |= bits;
210 writel(tmp, reg);
211}
212
213static void mtk_hdmi_mask(struct mtk_hdmi *hdmi, u32 offset, u32 val, u32 mask)
214{
215 void __iomem *reg = hdmi->regs + offset;
216 u32 tmp;
217
218 tmp = readl(reg);
219 tmp = (tmp & ~mask) | (val & mask);
220 writel(tmp, reg);
221}
222
223static void mtk_hdmi_hw_vid_black(struct mtk_hdmi *hdmi, bool black)
224{
225 mtk_hdmi_mask(hdmi, VIDEO_CFG_4, black ? GEN_RGB : NORMAL_PATH,
226 VIDEO_SOURCE_SEL);
227}
228
229static void mtk_hdmi_hw_make_reg_writable(struct mtk_hdmi *hdmi, bool enable)
230{
231 struct arm_smccc_res res;
232 struct mtk_hdmi_phy *hdmi_phy = phy_get_drvdata(hdmi->phy);
233
234 /*
235 * MT8173 HDMI hardware has an output control bit to enable/disable HDMI
236 * output. This bit can only be controlled in ARM supervisor mode.
237 * The ARM trusted firmware provides an API for the HDMI driver to set
238 * this control bit to enable HDMI output in supervisor mode.
239 */
240 if (hdmi_phy->conf && hdmi_phy->conf->tz_disabled)
241 regmap_update_bits(hdmi->sys_regmap,
242 hdmi->sys_offset + HDMI_SYS_CFG20,
243 0x80008005, enable ? 0x80000005 : 0x8000);
244 else
245 arm_smccc_smc(MTK_SIP_SET_AUTHORIZED_SECURE_REG, 0x14000904,
246 0x80000000, 0, 0, 0, 0, 0, &res);
247
248 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG20,
249 HDMI_PCLK_FREE_RUN, enable ? HDMI_PCLK_FREE_RUN : 0);
250 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG1C,
251 HDMI_ON | ANLG_ON, enable ? (HDMI_ON | ANLG_ON) : 0);
252}
253
254static void mtk_hdmi_hw_1p4_version_enable(struct mtk_hdmi *hdmi, bool enable)
255{
256 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG20,
257 HDMI2P0_EN, enable ? 0 : HDMI2P0_EN);
258}
259
260static void mtk_hdmi_hw_aud_mute(struct mtk_hdmi *hdmi)
261{
262 mtk_hdmi_set_bits(hdmi, GRL_AUDIO_CFG, AUDIO_ZERO);
263}
264
265static void mtk_hdmi_hw_aud_unmute(struct mtk_hdmi *hdmi)
266{
267 mtk_hdmi_clear_bits(hdmi, GRL_AUDIO_CFG, AUDIO_ZERO);
268}
269
270static void mtk_hdmi_hw_reset(struct mtk_hdmi *hdmi)
271{
272 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG1C,
273 HDMI_RST, HDMI_RST);
274 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG1C,
275 HDMI_RST, 0);
276 mtk_hdmi_clear_bits(hdmi, GRL_CFG3, CFG3_CONTROL_PACKET_DELAY);
277 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG1C,
278 ANLG_ON, ANLG_ON);
279}
280
281static void mtk_hdmi_hw_enable_notice(struct mtk_hdmi *hdmi, bool enable_notice)
282{
283 mtk_hdmi_mask(hdmi, GRL_CFG2, enable_notice ? CFG2_NOTICE_EN : 0,
284 CFG2_NOTICE_EN);
285}
286
287static void mtk_hdmi_hw_write_int_mask(struct mtk_hdmi *hdmi, u32 int_mask)
288{
289 mtk_hdmi_write(hdmi, GRL_INT_MASK, int_mask);
290}
291
292static void mtk_hdmi_hw_enable_dvi_mode(struct mtk_hdmi *hdmi, bool enable)
293{
294 mtk_hdmi_mask(hdmi, GRL_CFG1, enable ? CFG1_DVI : 0, CFG1_DVI);
295}
296
297static void mtk_hdmi_hw_send_info_frame(struct mtk_hdmi *hdmi, u8 *buffer,
298 u8 len)
299{
300 u32 ctrl_reg = GRL_CTRL;
301 int i;
302 u8 *frame_data;
303 enum hdmi_infoframe_type frame_type;
304 u8 frame_ver;
305 u8 frame_len;
306 u8 checksum;
307 int ctrl_frame_en = 0;
308
309 frame_type = *buffer;
310 buffer += 1;
311 frame_ver = *buffer;
312 buffer += 1;
313 frame_len = *buffer;
314 buffer += 1;
315 checksum = *buffer;
316 buffer += 1;
317 frame_data = buffer;
318
319 dev_dbg(hdmi->dev,
320 "frame_type:0x%x,frame_ver:0x%x,frame_len:0x%x,checksum:0x%x\n",
321 frame_type, frame_ver, frame_len, checksum);
322
323 switch (frame_type) {
324 case HDMI_INFOFRAME_TYPE_AVI:
325 ctrl_frame_en = CTRL_AVI_EN;
326 ctrl_reg = GRL_CTRL;
327 break;
328 case HDMI_INFOFRAME_TYPE_SPD:
329 ctrl_frame_en = CTRL_SPD_EN;
330 ctrl_reg = GRL_CTRL;
331 break;
332 case HDMI_INFOFRAME_TYPE_AUDIO:
333 ctrl_frame_en = CTRL_AUDIO_EN;
334 ctrl_reg = GRL_CTRL;
335 break;
336 case HDMI_INFOFRAME_TYPE_VENDOR:
337 ctrl_frame_en = VS_EN;
338 ctrl_reg = GRL_ACP_ISRC_CTRL;
339 break;
340 default:
341 dev_err(hdmi->dev, "Unknown infoframe type %d\n", frame_type);
342 return;
343 }
344 mtk_hdmi_clear_bits(hdmi, ctrl_reg, ctrl_frame_en);
345 mtk_hdmi_write(hdmi, GRL_INFOFRM_TYPE, frame_type);
346 mtk_hdmi_write(hdmi, GRL_INFOFRM_VER, frame_ver);
347 mtk_hdmi_write(hdmi, GRL_INFOFRM_LNG, frame_len);
348
349 mtk_hdmi_write(hdmi, GRL_IFM_PORT, checksum);
350 for (i = 0; i < frame_len; i++)
351 mtk_hdmi_write(hdmi, GRL_IFM_PORT, frame_data[i]);
352
353 mtk_hdmi_set_bits(hdmi, ctrl_reg, ctrl_frame_en);
354}
355
356static void mtk_hdmi_hw_send_aud_packet(struct mtk_hdmi *hdmi, bool enable)
357{
358 mtk_hdmi_mask(hdmi, GRL_SHIFT_R2, enable ? 0 : AUDIO_PACKET_OFF,
359 AUDIO_PACKET_OFF);
360}
361
362static void mtk_hdmi_hw_config_sys(struct mtk_hdmi *hdmi)
363{
364 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG20,
365 HDMI_OUT_FIFO_EN | MHL_MODE_ON, 0);
366 usleep_range(2000, 4000);
367 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG20,
368 HDMI_OUT_FIFO_EN | MHL_MODE_ON, HDMI_OUT_FIFO_EN);
369}
370
371static void mtk_hdmi_hw_set_deep_color_mode(struct mtk_hdmi *hdmi)
372{
373 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG20,
374 DEEP_COLOR_MODE_MASK | DEEP_COLOR_EN,
375 COLOR_8BIT_MODE);
376}
377
378static void mtk_hdmi_hw_send_av_mute(struct mtk_hdmi *hdmi)
379{
380 mtk_hdmi_clear_bits(hdmi, GRL_CFG4, CTRL_AVMUTE);
381 usleep_range(2000, 4000);
382 mtk_hdmi_set_bits(hdmi, GRL_CFG4, CTRL_AVMUTE);
383}
384
385static void mtk_hdmi_hw_send_av_unmute(struct mtk_hdmi *hdmi)
386{
387 mtk_hdmi_mask(hdmi, GRL_CFG4, CFG4_AV_UNMUTE_EN,
388 CFG4_AV_UNMUTE_EN | CFG4_AV_UNMUTE_SET);
389 usleep_range(2000, 4000);
390 mtk_hdmi_mask(hdmi, GRL_CFG4, CFG4_AV_UNMUTE_SET,
391 CFG4_AV_UNMUTE_EN | CFG4_AV_UNMUTE_SET);
392}
393
394static void mtk_hdmi_hw_ncts_enable(struct mtk_hdmi *hdmi, bool on)
395{
396 mtk_hdmi_mask(hdmi, GRL_CTS_CTRL, on ? 0 : CTS_CTRL_SOFT,
397 CTS_CTRL_SOFT);
398}
399
400static void mtk_hdmi_hw_ncts_auto_write_enable(struct mtk_hdmi *hdmi,
401 bool enable)
402{
403 mtk_hdmi_mask(hdmi, GRL_CTS_CTRL, enable ? NCTS_WRI_ANYTIME : 0,
404 NCTS_WRI_ANYTIME);
405}
406
407static void mtk_hdmi_hw_msic_setting(struct mtk_hdmi *hdmi,
408 struct drm_display_mode *mode)
409{
410 mtk_hdmi_clear_bits(hdmi, GRL_CFG4, CFG4_MHL_MODE);
411
412 if (mode->flags & DRM_MODE_FLAG_INTERLACE &&
413 mode->clock == 74250 &&
414 mode->vdisplay == 1080)
415 mtk_hdmi_clear_bits(hdmi, GRL_CFG2, CFG2_MHL_DE_SEL);
416 else
417 mtk_hdmi_set_bits(hdmi, GRL_CFG2, CFG2_MHL_DE_SEL);
418}
419
420static void mtk_hdmi_hw_aud_set_channel_swap(struct mtk_hdmi *hdmi,
421 enum hdmi_aud_channel_swap_type swap)
422{
423 u8 swap_bit;
424
425 switch (swap) {
426 case HDMI_AUD_SWAP_LR:
427 swap_bit = LR_SWAP;
428 break;
429 case HDMI_AUD_SWAP_LFE_CC:
430 swap_bit = LFE_CC_SWAP;
431 break;
432 case HDMI_AUD_SWAP_LSRS:
433 swap_bit = LSRS_SWAP;
434 break;
435 case HDMI_AUD_SWAP_RLS_RRS:
436 swap_bit = RLS_RRS_SWAP;
437 break;
438 case HDMI_AUD_SWAP_LR_STATUS:
439 swap_bit = LR_STATUS_SWAP;
440 break;
441 default:
442 swap_bit = LFE_CC_SWAP;
443 break;
444 }
445 mtk_hdmi_mask(hdmi, GRL_CH_SWAP, swap_bit, 0xff);
446}
447
448static void mtk_hdmi_hw_aud_set_bit_num(struct mtk_hdmi *hdmi,
449 enum hdmi_audio_sample_size bit_num)
450{
451 u32 val;
452
453 switch (bit_num) {
454 case HDMI_AUDIO_SAMPLE_SIZE_16:
455 val = AOUT_16BIT;
456 break;
457 case HDMI_AUDIO_SAMPLE_SIZE_20:
458 val = AOUT_20BIT;
459 break;
460 case HDMI_AUDIO_SAMPLE_SIZE_24:
461 case HDMI_AUDIO_SAMPLE_SIZE_STREAM:
462 val = AOUT_24BIT;
463 break;
464 }
465
466 mtk_hdmi_mask(hdmi, GRL_AOUT_CFG, val, AOUT_BNUM_SEL_MASK);
467}
468
469static void mtk_hdmi_hw_aud_set_i2s_fmt(struct mtk_hdmi *hdmi,
470 enum hdmi_aud_i2s_fmt i2s_fmt)
471{
472 u32 val;
473
474 val = mtk_hdmi_read(hdmi, GRL_CFG0);
475 val &= ~(CFG0_W_LENGTH_MASK | CFG0_I2S_MODE_MASK);
476
477 switch (i2s_fmt) {
478 case HDMI_I2S_MODE_RJT_24BIT:
479 val |= CFG0_I2S_MODE_RTJ | CFG0_W_LENGTH_24BIT;
480 break;
481 case HDMI_I2S_MODE_RJT_16BIT:
482 val |= CFG0_I2S_MODE_RTJ | CFG0_W_LENGTH_16BIT;
483 break;
484 case HDMI_I2S_MODE_LJT_24BIT:
485 default:
486 val |= CFG0_I2S_MODE_LTJ | CFG0_W_LENGTH_24BIT;
487 break;
488 case HDMI_I2S_MODE_LJT_16BIT:
489 val |= CFG0_I2S_MODE_LTJ | CFG0_W_LENGTH_16BIT;
490 break;
491 case HDMI_I2S_MODE_I2S_24BIT:
492 val |= CFG0_I2S_MODE_I2S | CFG0_W_LENGTH_24BIT;
493 break;
494 case HDMI_I2S_MODE_I2S_16BIT:
495 val |= CFG0_I2S_MODE_I2S | CFG0_W_LENGTH_16BIT;
496 break;
497 }
498 mtk_hdmi_write(hdmi, GRL_CFG0, val);
499}
500
501static void mtk_hdmi_hw_audio_config(struct mtk_hdmi *hdmi, bool dst)
502{
503 const u8 mask = HIGH_BIT_RATE | DST_NORMAL_DOUBLE | SACD_DST | DSD_SEL;
504 u8 val;
505
506 /* Disable high bitrate, set DST packet normal/double */
507 mtk_hdmi_clear_bits(hdmi, GRL_AOUT_CFG, HIGH_BIT_RATE_PACKET_ALIGN);
508
509 if (dst)
510 val = DST_NORMAL_DOUBLE | SACD_DST;
511 else
512 val = 0;
513
514 mtk_hdmi_mask(hdmi, GRL_AUDIO_CFG, val, mask);
515}
516
517static void mtk_hdmi_hw_aud_set_i2s_chan_num(struct mtk_hdmi *hdmi,
518 enum hdmi_aud_channel_type channel_type,
519 u8 channel_count)
520{
521 unsigned int ch_switch;
522 u8 i2s_uv;
523
524 ch_switch = CH_SWITCH(7, 7) | CH_SWITCH(6, 6) |
525 CH_SWITCH(5, 5) | CH_SWITCH(4, 4) |
526 CH_SWITCH(3, 3) | CH_SWITCH(1, 2) |
527 CH_SWITCH(2, 1) | CH_SWITCH(0, 0);
528
529 if (channel_count == 2) {
530 i2s_uv = I2S_UV_CH_EN(0);
531 } else if (channel_count == 3 || channel_count == 4) {
532 if (channel_count == 4 &&
533 (channel_type == HDMI_AUD_CHAN_TYPE_3_0_LRS ||
534 channel_type == HDMI_AUD_CHAN_TYPE_4_0))
535 i2s_uv = I2S_UV_CH_EN(2) | I2S_UV_CH_EN(0);
536 else
537 i2s_uv = I2S_UV_CH_EN(3) | I2S_UV_CH_EN(2);
538 } else if (channel_count == 6 || channel_count == 5) {
539 if (channel_count == 6 &&
540 channel_type != HDMI_AUD_CHAN_TYPE_5_1 &&
541 channel_type != HDMI_AUD_CHAN_TYPE_4_1_CLRS) {
542 i2s_uv = I2S_UV_CH_EN(3) | I2S_UV_CH_EN(2) |
543 I2S_UV_CH_EN(1) | I2S_UV_CH_EN(0);
544 } else {
545 i2s_uv = I2S_UV_CH_EN(2) | I2S_UV_CH_EN(1) |
546 I2S_UV_CH_EN(0);
547 }
548 } else if (channel_count == 8 || channel_count == 7) {
549 i2s_uv = I2S_UV_CH_EN(3) | I2S_UV_CH_EN(2) |
550 I2S_UV_CH_EN(1) | I2S_UV_CH_EN(0);
551 } else {
552 i2s_uv = I2S_UV_CH_EN(0);
553 }
554
555 mtk_hdmi_write(hdmi, GRL_CH_SW0, ch_switch & 0xff);
556 mtk_hdmi_write(hdmi, GRL_CH_SW1, (ch_switch >> 8) & 0xff);
557 mtk_hdmi_write(hdmi, GRL_CH_SW2, (ch_switch >> 16) & 0xff);
558 mtk_hdmi_write(hdmi, GRL_I2S_UV, i2s_uv);
559}
560
561static void mtk_hdmi_hw_aud_set_input_type(struct mtk_hdmi *hdmi,
562 enum hdmi_aud_input_type input_type)
563{
564 u32 val;
565
566 val = mtk_hdmi_read(hdmi, GRL_CFG1);
567 if (input_type == HDMI_AUD_INPUT_I2S &&
568 (val & CFG1_SPDIF) == CFG1_SPDIF) {
569 val &= ~CFG1_SPDIF;
570 } else if (input_type == HDMI_AUD_INPUT_SPDIF &&
571 (val & CFG1_SPDIF) == 0) {
572 val |= CFG1_SPDIF;
573 }
574 mtk_hdmi_write(hdmi, GRL_CFG1, val);
575}
576
577static void mtk_hdmi_hw_aud_set_channel_status(struct mtk_hdmi *hdmi,
578 u8 *channel_status)
579{
580 int i;
581
582 for (i = 0; i < 5; i++) {
583 mtk_hdmi_write(hdmi, GRL_I2S_C_STA0 + i * 4, channel_status[i]);
584 mtk_hdmi_write(hdmi, GRL_L_STATUS_0 + i * 4, channel_status[i]);
585 mtk_hdmi_write(hdmi, GRL_R_STATUS_0 + i * 4, channel_status[i]);
586 }
587 for (; i < 24; i++) {
588 mtk_hdmi_write(hdmi, GRL_L_STATUS_0 + i * 4, 0);
589 mtk_hdmi_write(hdmi, GRL_R_STATUS_0 + i * 4, 0);
590 }
591}
592
593static void mtk_hdmi_hw_aud_src_reenable(struct mtk_hdmi *hdmi)
594{
595 u32 val;
596
597 val = mtk_hdmi_read(hdmi, GRL_MIX_CTRL);
598 if (val & MIX_CTRL_SRC_EN) {
599 val &= ~MIX_CTRL_SRC_EN;
600 mtk_hdmi_write(hdmi, GRL_MIX_CTRL, val);
601 usleep_range(255, 512);
602 val |= MIX_CTRL_SRC_EN;
603 mtk_hdmi_write(hdmi, GRL_MIX_CTRL, val);
604 }
605}
606
607static void mtk_hdmi_hw_aud_src_disable(struct mtk_hdmi *hdmi)
608{
609 u32 val;
610
611 val = mtk_hdmi_read(hdmi, GRL_MIX_CTRL);
612 val &= ~MIX_CTRL_SRC_EN;
613 mtk_hdmi_write(hdmi, GRL_MIX_CTRL, val);
614 mtk_hdmi_write(hdmi, GRL_SHIFT_L1, 0x00);
615}
616
617static void mtk_hdmi_hw_aud_set_mclk(struct mtk_hdmi *hdmi,
618 enum hdmi_aud_mclk mclk)
619{
620 u32 val;
621
622 val = mtk_hdmi_read(hdmi, GRL_CFG5);
623 val &= CFG5_CD_RATIO_MASK;
624
625 switch (mclk) {
626 case HDMI_AUD_MCLK_128FS:
627 val |= CFG5_FS128;
628 break;
629 case HDMI_AUD_MCLK_256FS:
630 val |= CFG5_FS256;
631 break;
632 case HDMI_AUD_MCLK_384FS:
633 val |= CFG5_FS384;
634 break;
635 case HDMI_AUD_MCLK_512FS:
636 val |= CFG5_FS512;
637 break;
638 case HDMI_AUD_MCLK_768FS:
639 val |= CFG5_FS768;
640 break;
641 default:
642 val |= CFG5_FS256;
643 break;
644 }
645 mtk_hdmi_write(hdmi, GRL_CFG5, val);
646}
647
648struct hdmi_acr_n {
649 unsigned int clock;
650 unsigned int n[3];
651};
652
653/* Recommended N values from HDMI specification, tables 7-1 to 7-3 */
654static const struct hdmi_acr_n hdmi_rec_n_table[] = {
655 /* Clock, N: 32kHz 44.1kHz 48kHz */
656 { 25175, { 4576, 7007, 6864 } },
657 { 74176, { 11648, 17836, 11648 } },
658 { 148352, { 11648, 8918, 5824 } },
659 { 296703, { 5824, 4459, 5824 } },
660 { 297000, { 3072, 4704, 5120 } },
661 { 0, { 4096, 6272, 6144 } }, /* all other TMDS clocks */
662};
663
664/**
665 * hdmi_recommended_n() - Return N value recommended by HDMI specification
666 * @freq: audio sample rate in Hz
667 * @clock: rounded TMDS clock in kHz
668 */
669static unsigned int hdmi_recommended_n(unsigned int freq, unsigned int clock)
670{
671 const struct hdmi_acr_n *recommended;
672 unsigned int i;
673
674 for (i = 0; i < ARRAY_SIZE(hdmi_rec_n_table) - 1; i++) {
675 if (clock == hdmi_rec_n_table[i].clock)
676 break;
677 }
678 recommended = hdmi_rec_n_table + i;
679
680 switch (freq) {
681 case 32000:
682 return recommended->n[0];
683 case 44100:
684 return recommended->n[1];
685 case 48000:
686 return recommended->n[2];
687 case 88200:
688 return recommended->n[1] * 2;
689 case 96000:
690 return recommended->n[2] * 2;
691 case 176400:
692 return recommended->n[1] * 4;
693 case 192000:
694 return recommended->n[2] * 4;
695 default:
696 return (128 * freq) / 1000;
697 }
698}
699
700static unsigned int hdmi_mode_clock_to_hz(unsigned int clock)
701{
702 switch (clock) {
703 case 25175:
704 return 25174825; /* 25.2/1.001 MHz */
705 case 74176:
706 return 74175824; /* 74.25/1.001 MHz */
707 case 148352:
708 return 148351648; /* 148.5/1.001 MHz */
709 case 296703:
710 return 296703297; /* 297/1.001 MHz */
711 default:
712 return clock * 1000;
713 }
714}
715
716static unsigned int hdmi_expected_cts(unsigned int audio_sample_rate,
717 unsigned int tmds_clock, unsigned int n)
718{
719 return DIV_ROUND_CLOSEST_ULL((u64)hdmi_mode_clock_to_hz(tmds_clock) * n,
720 128 * audio_sample_rate);
721}
722
723static void do_hdmi_hw_aud_set_ncts(struct mtk_hdmi *hdmi, unsigned int n,
724 unsigned int cts)
725{
726 unsigned char val[NCTS_BYTES];
727 int i;
728
729 mtk_hdmi_write(hdmi, GRL_NCTS, 0);
730 mtk_hdmi_write(hdmi, GRL_NCTS, 0);
731 mtk_hdmi_write(hdmi, GRL_NCTS, 0);
732 memset(val, 0, sizeof(val));
733
734 val[0] = (cts >> 24) & 0xff;
735 val[1] = (cts >> 16) & 0xff;
736 val[2] = (cts >> 8) & 0xff;
737 val[3] = cts & 0xff;
738
739 val[4] = (n >> 16) & 0xff;
740 val[5] = (n >> 8) & 0xff;
741 val[6] = n & 0xff;
742
743 for (i = 0; i < NCTS_BYTES; i++)
744 mtk_hdmi_write(hdmi, GRL_NCTS, val[i]);
745}
746
747static void mtk_hdmi_hw_aud_set_ncts(struct mtk_hdmi *hdmi,
748 unsigned int sample_rate,
749 unsigned int clock)
750{
751 unsigned int n, cts;
752
753 n = hdmi_recommended_n(sample_rate, clock);
754 cts = hdmi_expected_cts(sample_rate, clock, n);
755
756 dev_dbg(hdmi->dev, "%s: sample_rate=%u, clock=%d, cts=%u, n=%u\n",
757 __func__, sample_rate, clock, n, cts);
758
759 mtk_hdmi_mask(hdmi, DUMMY_304, AUDIO_I2S_NCTS_SEL_64,
760 AUDIO_I2S_NCTS_SEL);
761 do_hdmi_hw_aud_set_ncts(hdmi, n, cts);
762}
763
764static u8 mtk_hdmi_aud_get_chnl_count(enum hdmi_aud_channel_type channel_type)
765{
766 switch (channel_type) {
767 case HDMI_AUD_CHAN_TYPE_1_0:
768 case HDMI_AUD_CHAN_TYPE_1_1:
769 case HDMI_AUD_CHAN_TYPE_2_0:
770 return 2;
771 case HDMI_AUD_CHAN_TYPE_2_1:
772 case HDMI_AUD_CHAN_TYPE_3_0:
773 return 3;
774 case HDMI_AUD_CHAN_TYPE_3_1:
775 case HDMI_AUD_CHAN_TYPE_4_0:
776 case HDMI_AUD_CHAN_TYPE_3_0_LRS:
777 return 4;
778 case HDMI_AUD_CHAN_TYPE_4_1:
779 case HDMI_AUD_CHAN_TYPE_5_0:
780 case HDMI_AUD_CHAN_TYPE_3_1_LRS:
781 case HDMI_AUD_CHAN_TYPE_4_0_CLRS:
782 return 5;
783 case HDMI_AUD_CHAN_TYPE_5_1:
784 case HDMI_AUD_CHAN_TYPE_6_0:
785 case HDMI_AUD_CHAN_TYPE_4_1_CLRS:
786 case HDMI_AUD_CHAN_TYPE_6_0_CS:
787 case HDMI_AUD_CHAN_TYPE_6_0_CH:
788 case HDMI_AUD_CHAN_TYPE_6_0_OH:
789 case HDMI_AUD_CHAN_TYPE_6_0_CHR:
790 return 6;
791 case HDMI_AUD_CHAN_TYPE_6_1:
792 case HDMI_AUD_CHAN_TYPE_6_1_CS:
793 case HDMI_AUD_CHAN_TYPE_6_1_CH:
794 case HDMI_AUD_CHAN_TYPE_6_1_OH:
795 case HDMI_AUD_CHAN_TYPE_6_1_CHR:
796 case HDMI_AUD_CHAN_TYPE_7_0:
797 case HDMI_AUD_CHAN_TYPE_7_0_LH_RH:
798 case HDMI_AUD_CHAN_TYPE_7_0_LSR_RSR:
799 case HDMI_AUD_CHAN_TYPE_7_0_LC_RC:
800 case HDMI_AUD_CHAN_TYPE_7_0_LW_RW:
801 case HDMI_AUD_CHAN_TYPE_7_0_LSD_RSD:
802 case HDMI_AUD_CHAN_TYPE_7_0_LSS_RSS:
803 case HDMI_AUD_CHAN_TYPE_7_0_LHS_RHS:
804 case HDMI_AUD_CHAN_TYPE_7_0_CS_CH:
805 case HDMI_AUD_CHAN_TYPE_7_0_CS_OH:
806 case HDMI_AUD_CHAN_TYPE_7_0_CS_CHR:
807 case HDMI_AUD_CHAN_TYPE_7_0_CH_OH:
808 case HDMI_AUD_CHAN_TYPE_7_0_CH_CHR:
809 case HDMI_AUD_CHAN_TYPE_7_0_OH_CHR:
810 case HDMI_AUD_CHAN_TYPE_7_0_LSS_RSS_LSR_RSR:
811 case HDMI_AUD_CHAN_TYPE_8_0_LH_RH_CS:
812 return 7;
813 case HDMI_AUD_CHAN_TYPE_7_1:
814 case HDMI_AUD_CHAN_TYPE_7_1_LH_RH:
815 case HDMI_AUD_CHAN_TYPE_7_1_LSR_RSR:
816 case HDMI_AUD_CHAN_TYPE_7_1_LC_RC:
817 case HDMI_AUD_CHAN_TYPE_7_1_LW_RW:
818 case HDMI_AUD_CHAN_TYPE_7_1_LSD_RSD:
819 case HDMI_AUD_CHAN_TYPE_7_1_LSS_RSS:
820 case HDMI_AUD_CHAN_TYPE_7_1_LHS_RHS:
821 case HDMI_AUD_CHAN_TYPE_7_1_CS_CH:
822 case HDMI_AUD_CHAN_TYPE_7_1_CS_OH:
823 case HDMI_AUD_CHAN_TYPE_7_1_CS_CHR:
824 case HDMI_AUD_CHAN_TYPE_7_1_CH_OH:
825 case HDMI_AUD_CHAN_TYPE_7_1_CH_CHR:
826 case HDMI_AUD_CHAN_TYPE_7_1_OH_CHR:
827 case HDMI_AUD_CHAN_TYPE_7_1_LSS_RSS_LSR_RSR:
828 return 8;
829 default:
830 return 2;
831 }
832}
833
834static int mtk_hdmi_video_change_vpll(struct mtk_hdmi *hdmi, u32 clock)
835{
836 unsigned long rate;
837 int ret;
838
839 /* The DPI driver already should have set TVDPLL to the correct rate */
840 ret = clk_set_rate(hdmi->clk[MTK_HDMI_CLK_HDMI_PLL], clock);
841 if (ret) {
842 dev_err(hdmi->dev, "Failed to set PLL to %u Hz: %d\n", clock,
843 ret);
844 return ret;
845 }
846
847 rate = clk_get_rate(hdmi->clk[MTK_HDMI_CLK_HDMI_PLL]);
848
849 if (DIV_ROUND_CLOSEST(rate, 1000) != DIV_ROUND_CLOSEST(clock, 1000))
850 dev_warn(hdmi->dev, "Want PLL %u Hz, got %lu Hz\n", clock,
851 rate);
852 else
853 dev_dbg(hdmi->dev, "Want PLL %u Hz, got %lu Hz\n", clock, rate);
854
855 mtk_hdmi_hw_config_sys(hdmi);
856 mtk_hdmi_hw_set_deep_color_mode(hdmi);
857 return 0;
858}
859
860static void mtk_hdmi_video_set_display_mode(struct mtk_hdmi *hdmi,
861 struct drm_display_mode *mode)
862{
863 mtk_hdmi_hw_reset(hdmi);
864 mtk_hdmi_hw_enable_notice(hdmi, true);
865 mtk_hdmi_hw_write_int_mask(hdmi, 0xff);
866 mtk_hdmi_hw_enable_dvi_mode(hdmi, hdmi->dvi_mode);
867 mtk_hdmi_hw_ncts_auto_write_enable(hdmi, true);
868
869 mtk_hdmi_hw_msic_setting(hdmi, mode);
870}
871
872static int mtk_hdmi_aud_enable_packet(struct mtk_hdmi *hdmi, bool enable)
873{
874 mtk_hdmi_hw_send_aud_packet(hdmi, enable);
875 return 0;
876}
877
878static int mtk_hdmi_aud_on_off_hw_ncts(struct mtk_hdmi *hdmi, bool on)
879{
880 mtk_hdmi_hw_ncts_enable(hdmi, on);
881 return 0;
882}
883
884static int mtk_hdmi_aud_set_input(struct mtk_hdmi *hdmi)
885{
886 enum hdmi_aud_channel_type chan_type;
887 u8 chan_count;
888 bool dst;
889
890 mtk_hdmi_hw_aud_set_channel_swap(hdmi, HDMI_AUD_SWAP_LFE_CC);
891 mtk_hdmi_set_bits(hdmi, GRL_MIX_CTRL, MIX_CTRL_FLAT);
892
893 if (hdmi->aud_param.aud_input_type == HDMI_AUD_INPUT_SPDIF &&
894 hdmi->aud_param.aud_codec == HDMI_AUDIO_CODING_TYPE_DST) {
895 mtk_hdmi_hw_aud_set_bit_num(hdmi, HDMI_AUDIO_SAMPLE_SIZE_24);
896 } else if (hdmi->aud_param.aud_i2s_fmt == HDMI_I2S_MODE_LJT_24BIT) {
897 hdmi->aud_param.aud_i2s_fmt = HDMI_I2S_MODE_LJT_16BIT;
898 }
899
900 mtk_hdmi_hw_aud_set_i2s_fmt(hdmi, hdmi->aud_param.aud_i2s_fmt);
901 mtk_hdmi_hw_aud_set_bit_num(hdmi, HDMI_AUDIO_SAMPLE_SIZE_24);
902
903 dst = ((hdmi->aud_param.aud_input_type == HDMI_AUD_INPUT_SPDIF) &&
904 (hdmi->aud_param.aud_codec == HDMI_AUDIO_CODING_TYPE_DST));
905 mtk_hdmi_hw_audio_config(hdmi, dst);
906
907 if (hdmi->aud_param.aud_input_type == HDMI_AUD_INPUT_SPDIF)
908 chan_type = HDMI_AUD_CHAN_TYPE_2_0;
909 else
910 chan_type = hdmi->aud_param.aud_input_chan_type;
911 chan_count = mtk_hdmi_aud_get_chnl_count(chan_type);
912 mtk_hdmi_hw_aud_set_i2s_chan_num(hdmi, chan_type, chan_count);
913 mtk_hdmi_hw_aud_set_input_type(hdmi, hdmi->aud_param.aud_input_type);
914
915 return 0;
916}
917
918static int mtk_hdmi_aud_set_src(struct mtk_hdmi *hdmi,
919 struct drm_display_mode *display_mode)
920{
921 unsigned int sample_rate = hdmi->aud_param.codec_params.sample_rate;
922
923 mtk_hdmi_aud_on_off_hw_ncts(hdmi, false);
924 mtk_hdmi_hw_aud_src_disable(hdmi);
925 mtk_hdmi_clear_bits(hdmi, GRL_CFG2, CFG2_ACLK_INV);
926
927 if (hdmi->aud_param.aud_input_type == HDMI_AUD_INPUT_I2S) {
928 switch (sample_rate) {
929 case 32000:
930 case 44100:
931 case 48000:
932 case 88200:
933 case 96000:
934 break;
935 default:
936 return -EINVAL;
937 }
938 mtk_hdmi_hw_aud_set_mclk(hdmi, hdmi->aud_param.aud_mclk);
939 } else {
940 switch (sample_rate) {
941 case 32000:
942 case 44100:
943 case 48000:
944 break;
945 default:
946 return -EINVAL;
947 }
948 mtk_hdmi_hw_aud_set_mclk(hdmi, HDMI_AUD_MCLK_128FS);
949 }
950
951 mtk_hdmi_hw_aud_set_ncts(hdmi, sample_rate, display_mode->clock);
952
953 mtk_hdmi_hw_aud_src_reenable(hdmi);
954 return 0;
955}
956
957static int mtk_hdmi_aud_output_config(struct mtk_hdmi *hdmi,
958 struct drm_display_mode *display_mode)
959{
960 mtk_hdmi_hw_aud_mute(hdmi);
961 mtk_hdmi_aud_enable_packet(hdmi, false);
962
963 mtk_hdmi_aud_set_input(hdmi);
964 mtk_hdmi_aud_set_src(hdmi, display_mode);
965 mtk_hdmi_hw_aud_set_channel_status(hdmi,
966 hdmi->aud_param.codec_params.iec.status);
967
968 usleep_range(50, 100);
969
970 mtk_hdmi_aud_on_off_hw_ncts(hdmi, true);
971 mtk_hdmi_aud_enable_packet(hdmi, true);
972 mtk_hdmi_hw_aud_unmute(hdmi);
973 return 0;
974}
975
976static int mtk_hdmi_setup_avi_infoframe(struct mtk_hdmi *hdmi,
977 struct drm_display_mode *mode)
978{
979 struct hdmi_avi_infoframe frame;
980 u8 buffer[17];
981 ssize_t err;
982
983 err = drm_hdmi_avi_infoframe_from_display_mode(&frame,
984 &hdmi->conn, mode);
985 if (err < 0) {
986 dev_err(hdmi->dev,
987 "Failed to get AVI infoframe from mode: %zd\n", err);
988 return err;
989 }
990
991 err = hdmi_avi_infoframe_pack(&frame, buffer, sizeof(buffer));
992 if (err < 0) {
993 dev_err(hdmi->dev, "Failed to pack AVI infoframe: %zd\n", err);
994 return err;
995 }
996
997 mtk_hdmi_hw_send_info_frame(hdmi, buffer, sizeof(buffer));
998 return 0;
999}
1000
1001static int mtk_hdmi_setup_spd_infoframe(struct mtk_hdmi *hdmi,
1002 const char *vendor,
1003 const char *product)
1004{
1005 struct hdmi_spd_infoframe frame;
1006 u8 buffer[29];
1007 ssize_t err;
1008
1009 err = hdmi_spd_infoframe_init(&frame, vendor, product);
1010 if (err < 0) {
1011 dev_err(hdmi->dev, "Failed to initialize SPD infoframe: %zd\n",
1012 err);
1013 return err;
1014 }
1015
1016 err = hdmi_spd_infoframe_pack(&frame, buffer, sizeof(buffer));
1017 if (err < 0) {
1018 dev_err(hdmi->dev, "Failed to pack SDP infoframe: %zd\n", err);
1019 return err;
1020 }
1021
1022 mtk_hdmi_hw_send_info_frame(hdmi, buffer, sizeof(buffer));
1023 return 0;
1024}
1025
1026static int mtk_hdmi_setup_audio_infoframe(struct mtk_hdmi *hdmi)
1027{
1028 struct hdmi_audio_infoframe frame;
1029 u8 buffer[14];
1030 ssize_t err;
1031
1032 err = hdmi_audio_infoframe_init(&frame);
1033 if (err < 0) {
1034 dev_err(hdmi->dev, "Failed to setup audio infoframe: %zd\n",
1035 err);
1036 return err;
1037 }
1038
1039 frame.coding_type = HDMI_AUDIO_CODING_TYPE_STREAM;
1040 frame.sample_frequency = HDMI_AUDIO_SAMPLE_FREQUENCY_STREAM;
1041 frame.sample_size = HDMI_AUDIO_SAMPLE_SIZE_STREAM;
1042 frame.channels = mtk_hdmi_aud_get_chnl_count(
1043 hdmi->aud_param.aud_input_chan_type);
1044
1045 err = hdmi_audio_infoframe_pack(&frame, buffer, sizeof(buffer));
1046 if (err < 0) {
1047 dev_err(hdmi->dev, "Failed to pack audio infoframe: %zd\n",
1048 err);
1049 return err;
1050 }
1051
1052 mtk_hdmi_hw_send_info_frame(hdmi, buffer, sizeof(buffer));
1053 return 0;
1054}
1055
1056static int mtk_hdmi_setup_vendor_specific_infoframe(struct mtk_hdmi *hdmi,
1057 struct drm_display_mode *mode)
1058{
1059 struct hdmi_vendor_infoframe frame;
1060 u8 buffer[10];
1061 ssize_t err;
1062
1063 err = drm_hdmi_vendor_infoframe_from_display_mode(&frame,
1064 &hdmi->conn, mode);
1065 if (err) {
1066 dev_err(hdmi->dev,
1067 "Failed to get vendor infoframe from mode: %zd\n", err);
1068 return err;
1069 }
1070
1071 err = hdmi_vendor_infoframe_pack(&frame, buffer, sizeof(buffer));
1072 if (err < 0) {
1073 dev_err(hdmi->dev, "Failed to pack vendor infoframe: %zd\n",
1074 err);
1075 return err;
1076 }
1077
1078 mtk_hdmi_hw_send_info_frame(hdmi, buffer, sizeof(buffer));
1079 return 0;
1080}
1081
1082static int mtk_hdmi_output_init(struct mtk_hdmi *hdmi)
1083{
1084 struct hdmi_audio_param *aud_param = &hdmi->aud_param;
1085
1086 hdmi->csp = HDMI_COLORSPACE_RGB;
1087 aud_param->aud_codec = HDMI_AUDIO_CODING_TYPE_PCM;
1088 aud_param->aud_sampe_size = HDMI_AUDIO_SAMPLE_SIZE_16;
1089 aud_param->aud_input_type = HDMI_AUD_INPUT_I2S;
1090 aud_param->aud_i2s_fmt = HDMI_I2S_MODE_I2S_24BIT;
1091 aud_param->aud_mclk = HDMI_AUD_MCLK_128FS;
1092 aud_param->aud_input_chan_type = HDMI_AUD_CHAN_TYPE_2_0;
1093
1094 return 0;
1095}
1096
1097static void mtk_hdmi_audio_enable(struct mtk_hdmi *hdmi)
1098{
1099 mtk_hdmi_aud_enable_packet(hdmi, true);
1100 hdmi->audio_enable = true;
1101}
1102
1103static void mtk_hdmi_audio_disable(struct mtk_hdmi *hdmi)
1104{
1105 mtk_hdmi_aud_enable_packet(hdmi, false);
1106 hdmi->audio_enable = false;
1107}
1108
1109static int mtk_hdmi_audio_set_param(struct mtk_hdmi *hdmi,
1110 struct hdmi_audio_param *param)
1111{
1112 if (!hdmi->audio_enable) {
1113 dev_err(hdmi->dev, "hdmi audio is in disable state!\n");
1114 return -EINVAL;
1115 }
1116 dev_dbg(hdmi->dev, "codec:%d, input:%d, channel:%d, fs:%d\n",
1117 param->aud_codec, param->aud_input_type,
1118 param->aud_input_chan_type, param->codec_params.sample_rate);
1119 memcpy(&hdmi->aud_param, param, sizeof(*param));
1120 return mtk_hdmi_aud_output_config(hdmi, &hdmi->mode);
1121}
1122
1123static int mtk_hdmi_output_set_display_mode(struct mtk_hdmi *hdmi,
1124 struct drm_display_mode *mode)
1125{
1126 int ret;
1127
1128 mtk_hdmi_hw_vid_black(hdmi, true);
1129 mtk_hdmi_hw_aud_mute(hdmi);
1130 mtk_hdmi_hw_send_av_mute(hdmi);
1131 phy_power_off(hdmi->phy);
1132
1133 ret = mtk_hdmi_video_change_vpll(hdmi,
1134 mode->clock * 1000);
1135 if (ret) {
1136 dev_err(hdmi->dev, "Failed to set vpll: %d\n", ret);
1137 return ret;
1138 }
1139 mtk_hdmi_video_set_display_mode(hdmi, mode);
1140
1141 phy_power_on(hdmi->phy);
1142 mtk_hdmi_aud_output_config(hdmi, mode);
1143
1144 mtk_hdmi_hw_vid_black(hdmi, false);
1145 mtk_hdmi_hw_aud_unmute(hdmi);
1146 mtk_hdmi_hw_send_av_unmute(hdmi);
1147
1148 return 0;
1149}
1150
1151static const char * const mtk_hdmi_clk_names[MTK_HDMI_CLK_COUNT] = {
1152 [MTK_HDMI_CLK_HDMI_PIXEL] = "pixel",
1153 [MTK_HDMI_CLK_HDMI_PLL] = "pll",
1154 [MTK_HDMI_CLK_AUD_BCLK] = "bclk",
1155 [MTK_HDMI_CLK_AUD_SPDIF] = "spdif",
1156};
1157
1158static int mtk_hdmi_get_all_clk(struct mtk_hdmi *hdmi,
1159 struct device_node *np)
1160{
1161 int i;
1162
1163 for (i = 0; i < ARRAY_SIZE(mtk_hdmi_clk_names); i++) {
1164 hdmi->clk[i] = of_clk_get_by_name(np,
1165 mtk_hdmi_clk_names[i]);
1166 if (IS_ERR(hdmi->clk[i]))
1167 return PTR_ERR(hdmi->clk[i]);
1168 }
1169 return 0;
1170}
1171
1172static int mtk_hdmi_clk_enable_audio(struct mtk_hdmi *hdmi)
1173{
1174 int ret;
1175
1176 ret = clk_prepare_enable(hdmi->clk[MTK_HDMI_CLK_AUD_BCLK]);
1177 if (ret)
1178 return ret;
1179
1180 ret = clk_prepare_enable(hdmi->clk[MTK_HDMI_CLK_AUD_SPDIF]);
1181 if (ret)
1182 goto err;
1183
1184 return 0;
1185err:
1186 clk_disable_unprepare(hdmi->clk[MTK_HDMI_CLK_AUD_BCLK]);
1187 return ret;
1188}
1189
1190static void mtk_hdmi_clk_disable_audio(struct mtk_hdmi *hdmi)
1191{
1192 clk_disable_unprepare(hdmi->clk[MTK_HDMI_CLK_AUD_BCLK]);
1193 clk_disable_unprepare(hdmi->clk[MTK_HDMI_CLK_AUD_SPDIF]);
1194}
1195
1196static enum drm_connector_status hdmi_conn_detect(struct drm_connector *conn,
1197 bool force)
1198{
1199 struct mtk_hdmi *hdmi = hdmi_ctx_from_conn(conn);
1200
1201 return mtk_cec_hpd_high(hdmi->cec_dev) ?
1202 connector_status_connected : connector_status_disconnected;
1203}
1204
1205static void hdmi_conn_destroy(struct drm_connector *conn)
1206{
1207 struct mtk_hdmi *hdmi = hdmi_ctx_from_conn(conn);
1208
1209 mtk_cec_set_hpd_event(hdmi->cec_dev, NULL, NULL);
1210
1211 drm_connector_cleanup(conn);
1212}
1213
1214static int mtk_hdmi_conn_get_modes(struct drm_connector *conn)
1215{
1216 struct mtk_hdmi *hdmi = hdmi_ctx_from_conn(conn);
1217 struct edid *edid;
1218 int ret;
1219
1220 if (!hdmi->ddc_adpt)
1221 return -ENODEV;
1222
1223 edid = drm_get_edid(conn, hdmi->ddc_adpt);
1224 if (!edid)
1225 return -ENODEV;
1226
1227 hdmi->dvi_mode = !drm_detect_monitor_audio(edid);
1228
1229 drm_connector_update_edid_property(conn, edid);
1230
1231 ret = drm_add_edid_modes(conn, edid);
1232 kfree(edid);
1233 return ret;
1234}
1235
1236static int mtk_hdmi_conn_mode_valid(struct drm_connector *conn,
1237 struct drm_display_mode *mode)
1238{
1239 struct mtk_hdmi *hdmi = hdmi_ctx_from_conn(conn);
1240
1241 dev_dbg(hdmi->dev, "xres=%d, yres=%d, refresh=%d, intl=%d clock=%d\n",
1242 mode->hdisplay, mode->vdisplay, mode->vrefresh,
1243 !!(mode->flags & DRM_MODE_FLAG_INTERLACE), mode->clock * 1000);
1244
1245 if (hdmi->bridge.next) {
1246 struct drm_display_mode adjusted_mode;
1247
1248 drm_mode_copy(&adjusted_mode, mode);
1249 if (!drm_bridge_mode_fixup(hdmi->bridge.next, mode,
1250 &adjusted_mode))
1251 return MODE_BAD;
1252 }
1253
1254 if (mode->clock < 27000)
1255 return MODE_CLOCK_LOW;
1256 if (mode->clock > 297000)
1257 return MODE_CLOCK_HIGH;
1258
1259 return drm_mode_validate_size(mode, 0x1fff, 0x1fff);
1260}
1261
1262static struct drm_encoder *mtk_hdmi_conn_best_enc(struct drm_connector *conn)
1263{
1264 struct mtk_hdmi *hdmi = hdmi_ctx_from_conn(conn);
1265
1266 return hdmi->bridge.encoder;
1267}
1268
1269static const struct drm_connector_funcs mtk_hdmi_connector_funcs = {
1270 .detect = hdmi_conn_detect,
1271 .fill_modes = drm_helper_probe_single_connector_modes,
1272 .destroy = hdmi_conn_destroy,
1273 .reset = drm_atomic_helper_connector_reset,
1274 .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
1275 .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
1276};
1277
1278static const struct drm_connector_helper_funcs
1279 mtk_hdmi_connector_helper_funcs = {
1280 .get_modes = mtk_hdmi_conn_get_modes,
1281 .mode_valid = mtk_hdmi_conn_mode_valid,
1282 .best_encoder = mtk_hdmi_conn_best_enc,
1283};
1284
1285static void mtk_hdmi_hpd_event(bool hpd, struct device *dev)
1286{
1287 struct mtk_hdmi *hdmi = dev_get_drvdata(dev);
1288
1289 if (hdmi && hdmi->bridge.encoder && hdmi->bridge.encoder->dev)
1290 drm_helper_hpd_irq_event(hdmi->bridge.encoder->dev);
1291}
1292
1293/*
1294 * Bridge callbacks
1295 */
1296
1297static int mtk_hdmi_bridge_attach(struct drm_bridge *bridge)
1298{
1299 struct mtk_hdmi *hdmi = hdmi_ctx_from_bridge(bridge);
1300 int ret;
1301
1302 ret = drm_connector_init(bridge->encoder->dev, &hdmi->conn,
1303 &mtk_hdmi_connector_funcs,
1304 DRM_MODE_CONNECTOR_HDMIA);
1305 if (ret) {
1306 dev_err(hdmi->dev, "Failed to initialize connector: %d\n", ret);
1307 return ret;
1308 }
1309 drm_connector_helper_add(&hdmi->conn, &mtk_hdmi_connector_helper_funcs);
1310
1311 hdmi->conn.polled = DRM_CONNECTOR_POLL_HPD;
1312 hdmi->conn.interlace_allowed = true;
1313 hdmi->conn.doublescan_allowed = false;
1314
1315 ret = drm_connector_attach_encoder(&hdmi->conn,
1316 bridge->encoder);
1317 if (ret) {
1318 dev_err(hdmi->dev,
1319 "Failed to attach connector to encoder: %d\n", ret);
1320 return ret;
1321 }
1322
1323 if (hdmi->next_bridge) {
1324 ret = drm_bridge_attach(bridge->encoder, hdmi->next_bridge,
1325 bridge);
1326 if (ret) {
1327 dev_err(hdmi->dev,
1328 "Failed to attach external bridge: %d\n", ret);
1329 return ret;
1330 }
1331 }
1332
1333 mtk_cec_set_hpd_event(hdmi->cec_dev, mtk_hdmi_hpd_event, hdmi->dev);
1334
1335 return 0;
1336}
1337
1338static bool mtk_hdmi_bridge_mode_fixup(struct drm_bridge *bridge,
1339 const struct drm_display_mode *mode,
1340 struct drm_display_mode *adjusted_mode)
1341{
1342 return true;
1343}
1344
1345static void mtk_hdmi_bridge_disable(struct drm_bridge *bridge)
1346{
1347 struct mtk_hdmi *hdmi = hdmi_ctx_from_bridge(bridge);
1348
1349 if (!hdmi->enabled)
1350 return;
1351
1352 phy_power_off(hdmi->phy);
1353 clk_disable_unprepare(hdmi->clk[MTK_HDMI_CLK_HDMI_PIXEL]);
1354 clk_disable_unprepare(hdmi->clk[MTK_HDMI_CLK_HDMI_PLL]);
1355
1356 hdmi->enabled = false;
1357}
1358
1359static void mtk_hdmi_bridge_post_disable(struct drm_bridge *bridge)
1360{
1361 struct mtk_hdmi *hdmi = hdmi_ctx_from_bridge(bridge);
1362
1363 if (!hdmi->powered)
1364 return;
1365
1366 mtk_hdmi_hw_1p4_version_enable(hdmi, true);
1367 mtk_hdmi_hw_make_reg_writable(hdmi, false);
1368
1369 hdmi->powered = false;
1370}
1371
1372static void mtk_hdmi_bridge_mode_set(struct drm_bridge *bridge,
1373 const struct drm_display_mode *mode,
1374 const struct drm_display_mode *adjusted_mode)
1375{
1376 struct mtk_hdmi *hdmi = hdmi_ctx_from_bridge(bridge);
1377
1378 dev_dbg(hdmi->dev, "cur info: name:%s, hdisplay:%d\n",
1379 adjusted_mode->name, adjusted_mode->hdisplay);
1380 dev_dbg(hdmi->dev, "hsync_start:%d,hsync_end:%d, htotal:%d",
1381 adjusted_mode->hsync_start, adjusted_mode->hsync_end,
1382 adjusted_mode->htotal);
1383 dev_dbg(hdmi->dev, "hskew:%d, vdisplay:%d\n",
1384 adjusted_mode->hskew, adjusted_mode->vdisplay);
1385 dev_dbg(hdmi->dev, "vsync_start:%d, vsync_end:%d, vtotal:%d",
1386 adjusted_mode->vsync_start, adjusted_mode->vsync_end,
1387 adjusted_mode->vtotal);
1388 dev_dbg(hdmi->dev, "vscan:%d, flag:%d\n",
1389 adjusted_mode->vscan, adjusted_mode->flags);
1390
1391 drm_mode_copy(&hdmi->mode, adjusted_mode);
1392}
1393
1394static void mtk_hdmi_bridge_pre_enable(struct drm_bridge *bridge)
1395{
1396 struct mtk_hdmi *hdmi = hdmi_ctx_from_bridge(bridge);
1397
1398 mtk_hdmi_hw_make_reg_writable(hdmi, true);
1399 mtk_hdmi_hw_1p4_version_enable(hdmi, true);
1400
1401 hdmi->powered = true;
1402}
1403
1404static void mtk_hdmi_send_infoframe(struct mtk_hdmi *hdmi,
1405 struct drm_display_mode *mode)
1406{
1407 mtk_hdmi_setup_audio_infoframe(hdmi);
1408 mtk_hdmi_setup_avi_infoframe(hdmi, mode);
1409 mtk_hdmi_setup_spd_infoframe(hdmi, "mediatek", "On-chip HDMI");
1410 if (mode->flags & DRM_MODE_FLAG_3D_MASK)
1411 mtk_hdmi_setup_vendor_specific_infoframe(hdmi, mode);
1412}
1413
1414static void mtk_hdmi_bridge_enable(struct drm_bridge *bridge)
1415{
1416 struct mtk_hdmi *hdmi = hdmi_ctx_from_bridge(bridge);
1417
1418 mtk_hdmi_output_set_display_mode(hdmi, &hdmi->mode);
1419 clk_prepare_enable(hdmi->clk[MTK_HDMI_CLK_HDMI_PLL]);
1420 clk_prepare_enable(hdmi->clk[MTK_HDMI_CLK_HDMI_PIXEL]);
1421 phy_power_on(hdmi->phy);
1422 mtk_hdmi_send_infoframe(hdmi, &hdmi->mode);
1423
1424 hdmi->enabled = true;
1425}
1426
1427static const struct drm_bridge_funcs mtk_hdmi_bridge_funcs = {
1428 .attach = mtk_hdmi_bridge_attach,
1429 .mode_fixup = mtk_hdmi_bridge_mode_fixup,
1430 .disable = mtk_hdmi_bridge_disable,
1431 .post_disable = mtk_hdmi_bridge_post_disable,
1432 .mode_set = mtk_hdmi_bridge_mode_set,
1433 .pre_enable = mtk_hdmi_bridge_pre_enable,
1434 .enable = mtk_hdmi_bridge_enable,
1435};
1436
1437static int mtk_hdmi_dt_parse_pdata(struct mtk_hdmi *hdmi,
1438 struct platform_device *pdev)
1439{
1440 struct device *dev = &pdev->dev;
1441 struct device_node *np = dev->of_node;
1442 struct device_node *cec_np, *remote, *i2c_np;
1443 struct platform_device *cec_pdev;
1444 struct regmap *regmap;
1445 struct resource *mem;
1446 int ret;
1447
1448 ret = mtk_hdmi_get_all_clk(hdmi, np);
1449 if (ret) {
1450 dev_err(dev, "Failed to get clocks: %d\n", ret);
1451 return ret;
1452 }
1453
1454 /* The CEC module handles HDMI hotplug detection */
1455 cec_np = of_get_compatible_child(np->parent, "mediatek,mt8173-cec");
1456 if (!cec_np) {
1457 dev_err(dev, "Failed to find CEC node\n");
1458 return -EINVAL;
1459 }
1460
1461 cec_pdev = of_find_device_by_node(cec_np);
1462 if (!cec_pdev) {
1463 dev_err(hdmi->dev, "Waiting for CEC device %pOF\n",
1464 cec_np);
1465 of_node_put(cec_np);
1466 return -EPROBE_DEFER;
1467 }
1468 of_node_put(cec_np);
1469 hdmi->cec_dev = &cec_pdev->dev;
1470
1471 /*
1472 * The mediatek,syscon-hdmi property contains a phandle link to the
1473 * MMSYS_CONFIG device and the register offset of the HDMI_SYS_CFG
1474 * registers it contains.
1475 */
1476 regmap = syscon_regmap_lookup_by_phandle(np, "mediatek,syscon-hdmi");
1477 ret = of_property_read_u32_index(np, "mediatek,syscon-hdmi", 1,
1478 &hdmi->sys_offset);
1479 if (IS_ERR(regmap))
1480 ret = PTR_ERR(regmap);
1481 if (ret) {
1482 dev_err(dev,
1483 "Failed to get system configuration registers: %d\n",
1484 ret);
1485 return ret;
1486 }
1487 hdmi->sys_regmap = regmap;
1488
1489 mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1490 hdmi->regs = devm_ioremap_resource(dev, mem);
1491 if (IS_ERR(hdmi->regs))
1492 return PTR_ERR(hdmi->regs);
1493
1494 remote = of_graph_get_remote_node(np, 1, 0);
1495 if (!remote)
1496 return -EINVAL;
1497
1498 if (!of_device_is_compatible(remote, "hdmi-connector")) {
1499 hdmi->next_bridge = of_drm_find_bridge(remote);
1500 if (!hdmi->next_bridge) {
1501 dev_err(dev, "Waiting for external bridge\n");
1502 of_node_put(remote);
1503 return -EPROBE_DEFER;
1504 }
1505 }
1506
1507 i2c_np = of_parse_phandle(remote, "ddc-i2c-bus", 0);
1508 if (!i2c_np) {
1509 dev_err(dev, "Failed to find ddc-i2c-bus node in %pOF\n",
1510 remote);
1511 of_node_put(remote);
1512 return -EINVAL;
1513 }
1514 of_node_put(remote);
1515
1516 hdmi->ddc_adpt = of_find_i2c_adapter_by_node(i2c_np);
1517 of_node_put(i2c_np);
1518 if (!hdmi->ddc_adpt) {
1519 dev_err(dev, "Failed to get ddc i2c adapter by node\n");
1520 return -EINVAL;
1521 }
1522
1523 return 0;
1524}
1525
1526/*
1527 * HDMI audio codec callbacks
1528 */
1529
1530static int mtk_hdmi_audio_hw_params(struct device *dev, void *data,
1531 struct hdmi_codec_daifmt *daifmt,
1532 struct hdmi_codec_params *params)
1533{
1534 struct mtk_hdmi *hdmi = dev_get_drvdata(dev);
1535 struct hdmi_audio_param hdmi_params;
1536 unsigned int chan = params->cea.channels;
1537
1538 dev_dbg(hdmi->dev, "%s: %u Hz, %d bit, %d channels\n", __func__,
1539 params->sample_rate, params->sample_width, chan);
1540
1541 if (!hdmi->bridge.encoder)
1542 return -ENODEV;
1543
1544 switch (chan) {
1545 case 2:
1546 hdmi_params.aud_input_chan_type = HDMI_AUD_CHAN_TYPE_2_0;
1547 break;
1548 case 4:
1549 hdmi_params.aud_input_chan_type = HDMI_AUD_CHAN_TYPE_4_0;
1550 break;
1551 case 6:
1552 hdmi_params.aud_input_chan_type = HDMI_AUD_CHAN_TYPE_5_1;
1553 break;
1554 case 8:
1555 hdmi_params.aud_input_chan_type = HDMI_AUD_CHAN_TYPE_7_1;
1556 break;
1557 default:
1558 dev_err(hdmi->dev, "channel[%d] not supported!\n", chan);
1559 return -EINVAL;
1560 }
1561
1562 switch (params->sample_rate) {
1563 case 32000:
1564 case 44100:
1565 case 48000:
1566 case 88200:
1567 case 96000:
1568 case 176400:
1569 case 192000:
1570 break;
1571 default:
1572 dev_err(hdmi->dev, "rate[%d] not supported!\n",
1573 params->sample_rate);
1574 return -EINVAL;
1575 }
1576
1577 switch (daifmt->fmt) {
1578 case HDMI_I2S:
1579 hdmi_params.aud_codec = HDMI_AUDIO_CODING_TYPE_PCM;
1580 hdmi_params.aud_sampe_size = HDMI_AUDIO_SAMPLE_SIZE_16;
1581 hdmi_params.aud_input_type = HDMI_AUD_INPUT_I2S;
1582 hdmi_params.aud_i2s_fmt = HDMI_I2S_MODE_I2S_24BIT;
1583 hdmi_params.aud_mclk = HDMI_AUD_MCLK_128FS;
1584 break;
1585 case HDMI_SPDIF:
1586 hdmi_params.aud_codec = HDMI_AUDIO_CODING_TYPE_PCM;
1587 hdmi_params.aud_sampe_size = HDMI_AUDIO_SAMPLE_SIZE_16;
1588 hdmi_params.aud_input_type = HDMI_AUD_INPUT_SPDIF;
1589 break;
1590 default:
1591 dev_err(hdmi->dev, "%s: Invalid DAI format %d\n", __func__,
1592 daifmt->fmt);
1593 return -EINVAL;
1594 }
1595
1596 memcpy(&hdmi_params.codec_params, params,
1597 sizeof(hdmi_params.codec_params));
1598
1599 mtk_hdmi_audio_set_param(hdmi, &hdmi_params);
1600
1601 return 0;
1602}
1603
1604static int mtk_hdmi_audio_startup(struct device *dev, void *data)
1605{
1606 struct mtk_hdmi *hdmi = dev_get_drvdata(dev);
1607
1608 dev_dbg(dev, "%s\n", __func__);
1609
1610 mtk_hdmi_audio_enable(hdmi);
1611
1612 return 0;
1613}
1614
1615static void mtk_hdmi_audio_shutdown(struct device *dev, void *data)
1616{
1617 struct mtk_hdmi *hdmi = dev_get_drvdata(dev);
1618
1619 dev_dbg(dev, "%s\n", __func__);
1620
1621 mtk_hdmi_audio_disable(hdmi);
1622}
1623
1624static int
1625mtk_hdmi_audio_digital_mute(struct device *dev, void *data, bool enable)
1626{
1627 struct mtk_hdmi *hdmi = dev_get_drvdata(dev);
1628
1629 dev_dbg(dev, "%s(%d)\n", __func__, enable);
1630
1631 if (enable)
1632 mtk_hdmi_hw_aud_mute(hdmi);
1633 else
1634 mtk_hdmi_hw_aud_unmute(hdmi);
1635
1636 return 0;
1637}
1638
1639static int mtk_hdmi_audio_get_eld(struct device *dev, void *data, uint8_t *buf, size_t len)
1640{
1641 struct mtk_hdmi *hdmi = dev_get_drvdata(dev);
1642
1643 dev_dbg(dev, "%s\n", __func__);
1644
1645 memcpy(buf, hdmi->conn.eld, min(sizeof(hdmi->conn.eld), len));
1646
1647 return 0;
1648}
1649
1650static const struct hdmi_codec_ops mtk_hdmi_audio_codec_ops = {
1651 .hw_params = mtk_hdmi_audio_hw_params,
1652 .audio_startup = mtk_hdmi_audio_startup,
1653 .audio_shutdown = mtk_hdmi_audio_shutdown,
1654 .digital_mute = mtk_hdmi_audio_digital_mute,
1655 .get_eld = mtk_hdmi_audio_get_eld,
1656};
1657
1658static void mtk_hdmi_register_audio_driver(struct device *dev)
1659{
1660 struct hdmi_codec_pdata codec_data = {
1661 .ops = &mtk_hdmi_audio_codec_ops,
1662 .max_i2s_channels = 2,
1663 .i2s = 1,
1664 };
1665 struct platform_device *pdev;
1666
1667 pdev = platform_device_register_data(dev, HDMI_CODEC_DRV_NAME,
1668 PLATFORM_DEVID_AUTO, &codec_data,
1669 sizeof(codec_data));
1670 if (IS_ERR(pdev))
1671 return;
1672
1673 DRM_INFO("%s driver bound to HDMI\n", HDMI_CODEC_DRV_NAME);
1674}
1675
1676static int mtk_drm_hdmi_probe(struct platform_device *pdev)
1677{
1678 struct mtk_hdmi *hdmi;
1679 struct device *dev = &pdev->dev;
1680 int ret;
1681
1682 hdmi = devm_kzalloc(dev, sizeof(*hdmi), GFP_KERNEL);
1683 if (!hdmi)
1684 return -ENOMEM;
1685
1686 hdmi->dev = dev;
1687
1688 ret = mtk_hdmi_dt_parse_pdata(hdmi, pdev);
1689 if (ret)
1690 return ret;
1691
1692 hdmi->phy = devm_phy_get(dev, "hdmi");
1693 if (IS_ERR(hdmi->phy)) {
1694 ret = PTR_ERR(hdmi->phy);
1695 dev_err(dev, "Failed to get HDMI PHY: %d\n", ret);
1696 return ret;
1697 }
1698
1699 platform_set_drvdata(pdev, hdmi);
1700
1701 ret = mtk_hdmi_output_init(hdmi);
1702 if (ret) {
1703 dev_err(dev, "Failed to initialize hdmi output\n");
1704 return ret;
1705 }
1706
1707 mtk_hdmi_register_audio_driver(dev);
1708
1709 hdmi->bridge.funcs = &mtk_hdmi_bridge_funcs;
1710 hdmi->bridge.of_node = pdev->dev.of_node;
1711 drm_bridge_add(&hdmi->bridge);
1712
1713 ret = mtk_hdmi_clk_enable_audio(hdmi);
1714 if (ret) {
1715 dev_err(dev, "Failed to enable audio clocks: %d\n", ret);
1716 goto err_bridge_remove;
1717 }
1718
1719 dev_dbg(dev, "mediatek hdmi probe success\n");
1720 return 0;
1721
1722err_bridge_remove:
1723 drm_bridge_remove(&hdmi->bridge);
1724 return ret;
1725}
1726
1727static int mtk_drm_hdmi_remove(struct platform_device *pdev)
1728{
1729 struct mtk_hdmi *hdmi = platform_get_drvdata(pdev);
1730
1731 drm_bridge_remove(&hdmi->bridge);
1732 mtk_hdmi_clk_disable_audio(hdmi);
1733 return 0;
1734}
1735
1736#ifdef CONFIG_PM_SLEEP
1737static int mtk_hdmi_suspend(struct device *dev)
1738{
1739 struct mtk_hdmi *hdmi = dev_get_drvdata(dev);
1740
1741 mtk_hdmi_clk_disable_audio(hdmi);
1742 dev_dbg(dev, "hdmi suspend success!\n");
1743 return 0;
1744}
1745
1746static int mtk_hdmi_resume(struct device *dev)
1747{
1748 struct mtk_hdmi *hdmi = dev_get_drvdata(dev);
1749 int ret = 0;
1750
1751 ret = mtk_hdmi_clk_enable_audio(hdmi);
1752 if (ret) {
1753 dev_err(dev, "hdmi resume failed!\n");
1754 return ret;
1755 }
1756
1757 dev_dbg(dev, "hdmi resume success!\n");
1758 return 0;
1759}
1760#endif
1761static SIMPLE_DEV_PM_OPS(mtk_hdmi_pm_ops,
1762 mtk_hdmi_suspend, mtk_hdmi_resume);
1763
1764static const struct of_device_id mtk_drm_hdmi_of_ids[] = {
1765 { .compatible = "mediatek,mt8173-hdmi", },
1766 {}
1767};
1768
1769static struct platform_driver mtk_hdmi_driver = {
1770 .probe = mtk_drm_hdmi_probe,
1771 .remove = mtk_drm_hdmi_remove,
1772 .driver = {
1773 .name = "mediatek-drm-hdmi",
1774 .of_match_table = mtk_drm_hdmi_of_ids,
1775 .pm = &mtk_hdmi_pm_ops,
1776 },
1777};
1778
1779static struct platform_driver * const mtk_hdmi_drivers[] = {
1780 &mtk_hdmi_phy_driver,
1781 &mtk_hdmi_ddc_driver,
1782 &mtk_cec_driver,
1783 &mtk_hdmi_driver,
1784};
1785
1786static int __init mtk_hdmitx_init(void)
1787{
1788 return platform_register_drivers(mtk_hdmi_drivers,
1789 ARRAY_SIZE(mtk_hdmi_drivers));
1790}
1791
1792static void __exit mtk_hdmitx_exit(void)
1793{
1794 platform_unregister_drivers(mtk_hdmi_drivers,
1795 ARRAY_SIZE(mtk_hdmi_drivers));
1796}
1797
1798module_init(mtk_hdmitx_init);
1799module_exit(mtk_hdmitx_exit);
1800
1801MODULE_AUTHOR("Jie Qiu <jie.qiu@mediatek.com>");
1802MODULE_DESCRIPTION("MediaTek HDMI Driver");
1803MODULE_LICENSE("GPL v2");
1/*
2 * Copyright (c) 2014 MediaTek Inc.
3 * Author: Jie Qiu <jie.qiu@mediatek.com>
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License version 2 as
7 * published by the Free Software Foundation.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 */
14#include <drm/drmP.h>
15#include <drm/drm_atomic_helper.h>
16#include <drm/drm_crtc.h>
17#include <drm/drm_crtc_helper.h>
18#include <drm/drm_edid.h>
19#include <linux/arm-smccc.h>
20#include <linux/clk.h>
21#include <linux/delay.h>
22#include <linux/hdmi.h>
23#include <linux/i2c.h>
24#include <linux/io.h>
25#include <linux/kernel.h>
26#include <linux/mfd/syscon.h>
27#include <linux/of_platform.h>
28#include <linux/of.h>
29#include <linux/of_gpio.h>
30#include <linux/of_graph.h>
31#include <linux/phy/phy.h>
32#include <linux/platform_device.h>
33#include <linux/regmap.h>
34#include <sound/hdmi-codec.h>
35#include "mtk_cec.h"
36#include "mtk_hdmi.h"
37#include "mtk_hdmi_regs.h"
38
39#define NCTS_BYTES 7
40
41enum mtk_hdmi_clk_id {
42 MTK_HDMI_CLK_HDMI_PIXEL,
43 MTK_HDMI_CLK_HDMI_PLL,
44 MTK_HDMI_CLK_AUD_BCLK,
45 MTK_HDMI_CLK_AUD_SPDIF,
46 MTK_HDMI_CLK_COUNT
47};
48
49enum hdmi_aud_input_type {
50 HDMI_AUD_INPUT_I2S = 0,
51 HDMI_AUD_INPUT_SPDIF,
52};
53
54enum hdmi_aud_i2s_fmt {
55 HDMI_I2S_MODE_RJT_24BIT = 0,
56 HDMI_I2S_MODE_RJT_16BIT,
57 HDMI_I2S_MODE_LJT_24BIT,
58 HDMI_I2S_MODE_LJT_16BIT,
59 HDMI_I2S_MODE_I2S_24BIT,
60 HDMI_I2S_MODE_I2S_16BIT
61};
62
63enum hdmi_aud_mclk {
64 HDMI_AUD_MCLK_128FS,
65 HDMI_AUD_MCLK_192FS,
66 HDMI_AUD_MCLK_256FS,
67 HDMI_AUD_MCLK_384FS,
68 HDMI_AUD_MCLK_512FS,
69 HDMI_AUD_MCLK_768FS,
70 HDMI_AUD_MCLK_1152FS,
71};
72
73enum hdmi_aud_channel_type {
74 HDMI_AUD_CHAN_TYPE_1_0 = 0,
75 HDMI_AUD_CHAN_TYPE_1_1,
76 HDMI_AUD_CHAN_TYPE_2_0,
77 HDMI_AUD_CHAN_TYPE_2_1,
78 HDMI_AUD_CHAN_TYPE_3_0,
79 HDMI_AUD_CHAN_TYPE_3_1,
80 HDMI_AUD_CHAN_TYPE_4_0,
81 HDMI_AUD_CHAN_TYPE_4_1,
82 HDMI_AUD_CHAN_TYPE_5_0,
83 HDMI_AUD_CHAN_TYPE_5_1,
84 HDMI_AUD_CHAN_TYPE_6_0,
85 HDMI_AUD_CHAN_TYPE_6_1,
86 HDMI_AUD_CHAN_TYPE_7_0,
87 HDMI_AUD_CHAN_TYPE_7_1,
88 HDMI_AUD_CHAN_TYPE_3_0_LRS,
89 HDMI_AUD_CHAN_TYPE_3_1_LRS,
90 HDMI_AUD_CHAN_TYPE_4_0_CLRS,
91 HDMI_AUD_CHAN_TYPE_4_1_CLRS,
92 HDMI_AUD_CHAN_TYPE_6_1_CS,
93 HDMI_AUD_CHAN_TYPE_6_1_CH,
94 HDMI_AUD_CHAN_TYPE_6_1_OH,
95 HDMI_AUD_CHAN_TYPE_6_1_CHR,
96 HDMI_AUD_CHAN_TYPE_7_1_LH_RH,
97 HDMI_AUD_CHAN_TYPE_7_1_LSR_RSR,
98 HDMI_AUD_CHAN_TYPE_7_1_LC_RC,
99 HDMI_AUD_CHAN_TYPE_7_1_LW_RW,
100 HDMI_AUD_CHAN_TYPE_7_1_LSD_RSD,
101 HDMI_AUD_CHAN_TYPE_7_1_LSS_RSS,
102 HDMI_AUD_CHAN_TYPE_7_1_LHS_RHS,
103 HDMI_AUD_CHAN_TYPE_7_1_CS_CH,
104 HDMI_AUD_CHAN_TYPE_7_1_CS_OH,
105 HDMI_AUD_CHAN_TYPE_7_1_CS_CHR,
106 HDMI_AUD_CHAN_TYPE_7_1_CH_OH,
107 HDMI_AUD_CHAN_TYPE_7_1_CH_CHR,
108 HDMI_AUD_CHAN_TYPE_7_1_OH_CHR,
109 HDMI_AUD_CHAN_TYPE_7_1_LSS_RSS_LSR_RSR,
110 HDMI_AUD_CHAN_TYPE_6_0_CS,
111 HDMI_AUD_CHAN_TYPE_6_0_CH,
112 HDMI_AUD_CHAN_TYPE_6_0_OH,
113 HDMI_AUD_CHAN_TYPE_6_0_CHR,
114 HDMI_AUD_CHAN_TYPE_7_0_LH_RH,
115 HDMI_AUD_CHAN_TYPE_7_0_LSR_RSR,
116 HDMI_AUD_CHAN_TYPE_7_0_LC_RC,
117 HDMI_AUD_CHAN_TYPE_7_0_LW_RW,
118 HDMI_AUD_CHAN_TYPE_7_0_LSD_RSD,
119 HDMI_AUD_CHAN_TYPE_7_0_LSS_RSS,
120 HDMI_AUD_CHAN_TYPE_7_0_LHS_RHS,
121 HDMI_AUD_CHAN_TYPE_7_0_CS_CH,
122 HDMI_AUD_CHAN_TYPE_7_0_CS_OH,
123 HDMI_AUD_CHAN_TYPE_7_0_CS_CHR,
124 HDMI_AUD_CHAN_TYPE_7_0_CH_OH,
125 HDMI_AUD_CHAN_TYPE_7_0_CH_CHR,
126 HDMI_AUD_CHAN_TYPE_7_0_OH_CHR,
127 HDMI_AUD_CHAN_TYPE_7_0_LSS_RSS_LSR_RSR,
128 HDMI_AUD_CHAN_TYPE_8_0_LH_RH_CS,
129 HDMI_AUD_CHAN_TYPE_UNKNOWN = 0xFF
130};
131
132enum hdmi_aud_channel_swap_type {
133 HDMI_AUD_SWAP_LR,
134 HDMI_AUD_SWAP_LFE_CC,
135 HDMI_AUD_SWAP_LSRS,
136 HDMI_AUD_SWAP_RLS_RRS,
137 HDMI_AUD_SWAP_LR_STATUS,
138};
139
140struct hdmi_audio_param {
141 enum hdmi_audio_coding_type aud_codec;
142 enum hdmi_audio_sample_size aud_sampe_size;
143 enum hdmi_aud_input_type aud_input_type;
144 enum hdmi_aud_i2s_fmt aud_i2s_fmt;
145 enum hdmi_aud_mclk aud_mclk;
146 enum hdmi_aud_channel_type aud_input_chan_type;
147 struct hdmi_codec_params codec_params;
148};
149
150struct mtk_hdmi {
151 struct drm_bridge bridge;
152 struct drm_bridge *next_bridge;
153 struct drm_connector conn;
154 struct device *dev;
155 struct phy *phy;
156 struct device *cec_dev;
157 struct i2c_adapter *ddc_adpt;
158 struct clk *clk[MTK_HDMI_CLK_COUNT];
159 struct drm_display_mode mode;
160 bool dvi_mode;
161 u32 min_clock;
162 u32 max_clock;
163 u32 max_hdisplay;
164 u32 max_vdisplay;
165 u32 ibias;
166 u32 ibias_up;
167 struct regmap *sys_regmap;
168 unsigned int sys_offset;
169 void __iomem *regs;
170 enum hdmi_colorspace csp;
171 struct hdmi_audio_param aud_param;
172 bool audio_enable;
173 bool powered;
174 bool enabled;
175};
176
177static inline struct mtk_hdmi *hdmi_ctx_from_bridge(struct drm_bridge *b)
178{
179 return container_of(b, struct mtk_hdmi, bridge);
180}
181
182static inline struct mtk_hdmi *hdmi_ctx_from_conn(struct drm_connector *c)
183{
184 return container_of(c, struct mtk_hdmi, conn);
185}
186
187static u32 mtk_hdmi_read(struct mtk_hdmi *hdmi, u32 offset)
188{
189 return readl(hdmi->regs + offset);
190}
191
192static void mtk_hdmi_write(struct mtk_hdmi *hdmi, u32 offset, u32 val)
193{
194 writel(val, hdmi->regs + offset);
195}
196
197static void mtk_hdmi_clear_bits(struct mtk_hdmi *hdmi, u32 offset, u32 bits)
198{
199 void __iomem *reg = hdmi->regs + offset;
200 u32 tmp;
201
202 tmp = readl(reg);
203 tmp &= ~bits;
204 writel(tmp, reg);
205}
206
207static void mtk_hdmi_set_bits(struct mtk_hdmi *hdmi, u32 offset, u32 bits)
208{
209 void __iomem *reg = hdmi->regs + offset;
210 u32 tmp;
211
212 tmp = readl(reg);
213 tmp |= bits;
214 writel(tmp, reg);
215}
216
217static void mtk_hdmi_mask(struct mtk_hdmi *hdmi, u32 offset, u32 val, u32 mask)
218{
219 void __iomem *reg = hdmi->regs + offset;
220 u32 tmp;
221
222 tmp = readl(reg);
223 tmp = (tmp & ~mask) | (val & mask);
224 writel(tmp, reg);
225}
226
227static void mtk_hdmi_hw_vid_black(struct mtk_hdmi *hdmi, bool black)
228{
229 mtk_hdmi_mask(hdmi, VIDEO_CFG_4, black ? GEN_RGB : NORMAL_PATH,
230 VIDEO_SOURCE_SEL);
231}
232
233static void mtk_hdmi_hw_make_reg_writable(struct mtk_hdmi *hdmi, bool enable)
234{
235 struct arm_smccc_res res;
236
237 /*
238 * MT8173 HDMI hardware has an output control bit to enable/disable HDMI
239 * output. This bit can only be controlled in ARM supervisor mode.
240 * The ARM trusted firmware provides an API for the HDMI driver to set
241 * this control bit to enable HDMI output in supervisor mode.
242 */
243 arm_smccc_smc(MTK_SIP_SET_AUTHORIZED_SECURE_REG, 0x14000904, 0x80000000,
244 0, 0, 0, 0, 0, &res);
245
246 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG20,
247 HDMI_PCLK_FREE_RUN, enable ? HDMI_PCLK_FREE_RUN : 0);
248 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG1C,
249 HDMI_ON | ANLG_ON, enable ? (HDMI_ON | ANLG_ON) : 0);
250}
251
252static void mtk_hdmi_hw_1p4_version_enable(struct mtk_hdmi *hdmi, bool enable)
253{
254 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG20,
255 HDMI2P0_EN, enable ? 0 : HDMI2P0_EN);
256}
257
258static void mtk_hdmi_hw_aud_mute(struct mtk_hdmi *hdmi)
259{
260 mtk_hdmi_set_bits(hdmi, GRL_AUDIO_CFG, AUDIO_ZERO);
261}
262
263static void mtk_hdmi_hw_aud_unmute(struct mtk_hdmi *hdmi)
264{
265 mtk_hdmi_clear_bits(hdmi, GRL_AUDIO_CFG, AUDIO_ZERO);
266}
267
268static void mtk_hdmi_hw_reset(struct mtk_hdmi *hdmi)
269{
270 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG1C,
271 HDMI_RST, HDMI_RST);
272 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG1C,
273 HDMI_RST, 0);
274 mtk_hdmi_clear_bits(hdmi, GRL_CFG3, CFG3_CONTROL_PACKET_DELAY);
275 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG1C,
276 ANLG_ON, ANLG_ON);
277}
278
279static void mtk_hdmi_hw_enable_notice(struct mtk_hdmi *hdmi, bool enable_notice)
280{
281 mtk_hdmi_mask(hdmi, GRL_CFG2, enable_notice ? CFG2_NOTICE_EN : 0,
282 CFG2_NOTICE_EN);
283}
284
285static void mtk_hdmi_hw_write_int_mask(struct mtk_hdmi *hdmi, u32 int_mask)
286{
287 mtk_hdmi_write(hdmi, GRL_INT_MASK, int_mask);
288}
289
290static void mtk_hdmi_hw_enable_dvi_mode(struct mtk_hdmi *hdmi, bool enable)
291{
292 mtk_hdmi_mask(hdmi, GRL_CFG1, enable ? CFG1_DVI : 0, CFG1_DVI);
293}
294
295static void mtk_hdmi_hw_send_info_frame(struct mtk_hdmi *hdmi, u8 *buffer,
296 u8 len)
297{
298 u32 ctrl_reg = GRL_CTRL;
299 int i;
300 u8 *frame_data;
301 enum hdmi_infoframe_type frame_type;
302 u8 frame_ver;
303 u8 frame_len;
304 u8 checksum;
305 int ctrl_frame_en = 0;
306
307 frame_type = *buffer;
308 buffer += 1;
309 frame_ver = *buffer;
310 buffer += 1;
311 frame_len = *buffer;
312 buffer += 1;
313 checksum = *buffer;
314 buffer += 1;
315 frame_data = buffer;
316
317 dev_dbg(hdmi->dev,
318 "frame_type:0x%x,frame_ver:0x%x,frame_len:0x%x,checksum:0x%x\n",
319 frame_type, frame_ver, frame_len, checksum);
320
321 switch (frame_type) {
322 case HDMI_INFOFRAME_TYPE_AVI:
323 ctrl_frame_en = CTRL_AVI_EN;
324 ctrl_reg = GRL_CTRL;
325 break;
326 case HDMI_INFOFRAME_TYPE_SPD:
327 ctrl_frame_en = CTRL_SPD_EN;
328 ctrl_reg = GRL_CTRL;
329 break;
330 case HDMI_INFOFRAME_TYPE_AUDIO:
331 ctrl_frame_en = CTRL_AUDIO_EN;
332 ctrl_reg = GRL_CTRL;
333 break;
334 case HDMI_INFOFRAME_TYPE_VENDOR:
335 ctrl_frame_en = VS_EN;
336 ctrl_reg = GRL_ACP_ISRC_CTRL;
337 break;
338 }
339 mtk_hdmi_clear_bits(hdmi, ctrl_reg, ctrl_frame_en);
340 mtk_hdmi_write(hdmi, GRL_INFOFRM_TYPE, frame_type);
341 mtk_hdmi_write(hdmi, GRL_INFOFRM_VER, frame_ver);
342 mtk_hdmi_write(hdmi, GRL_INFOFRM_LNG, frame_len);
343
344 mtk_hdmi_write(hdmi, GRL_IFM_PORT, checksum);
345 for (i = 0; i < frame_len; i++)
346 mtk_hdmi_write(hdmi, GRL_IFM_PORT, frame_data[i]);
347
348 mtk_hdmi_set_bits(hdmi, ctrl_reg, ctrl_frame_en);
349}
350
351static void mtk_hdmi_hw_send_aud_packet(struct mtk_hdmi *hdmi, bool enable)
352{
353 mtk_hdmi_mask(hdmi, GRL_SHIFT_R2, enable ? 0 : AUDIO_PACKET_OFF,
354 AUDIO_PACKET_OFF);
355}
356
357static void mtk_hdmi_hw_config_sys(struct mtk_hdmi *hdmi)
358{
359 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG20,
360 HDMI_OUT_FIFO_EN | MHL_MODE_ON, 0);
361 usleep_range(2000, 4000);
362 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG20,
363 HDMI_OUT_FIFO_EN | MHL_MODE_ON, HDMI_OUT_FIFO_EN);
364}
365
366static void mtk_hdmi_hw_set_deep_color_mode(struct mtk_hdmi *hdmi)
367{
368 regmap_update_bits(hdmi->sys_regmap, hdmi->sys_offset + HDMI_SYS_CFG20,
369 DEEP_COLOR_MODE_MASK | DEEP_COLOR_EN,
370 COLOR_8BIT_MODE);
371}
372
373static void mtk_hdmi_hw_send_av_mute(struct mtk_hdmi *hdmi)
374{
375 mtk_hdmi_clear_bits(hdmi, GRL_CFG4, CTRL_AVMUTE);
376 usleep_range(2000, 4000);
377 mtk_hdmi_set_bits(hdmi, GRL_CFG4, CTRL_AVMUTE);
378}
379
380static void mtk_hdmi_hw_send_av_unmute(struct mtk_hdmi *hdmi)
381{
382 mtk_hdmi_mask(hdmi, GRL_CFG4, CFG4_AV_UNMUTE_EN,
383 CFG4_AV_UNMUTE_EN | CFG4_AV_UNMUTE_SET);
384 usleep_range(2000, 4000);
385 mtk_hdmi_mask(hdmi, GRL_CFG4, CFG4_AV_UNMUTE_SET,
386 CFG4_AV_UNMUTE_EN | CFG4_AV_UNMUTE_SET);
387}
388
389static void mtk_hdmi_hw_ncts_enable(struct mtk_hdmi *hdmi, bool on)
390{
391 mtk_hdmi_mask(hdmi, GRL_CTS_CTRL, on ? 0 : CTS_CTRL_SOFT,
392 CTS_CTRL_SOFT);
393}
394
395static void mtk_hdmi_hw_ncts_auto_write_enable(struct mtk_hdmi *hdmi,
396 bool enable)
397{
398 mtk_hdmi_mask(hdmi, GRL_CTS_CTRL, enable ? NCTS_WRI_ANYTIME : 0,
399 NCTS_WRI_ANYTIME);
400}
401
402static void mtk_hdmi_hw_msic_setting(struct mtk_hdmi *hdmi,
403 struct drm_display_mode *mode)
404{
405 mtk_hdmi_clear_bits(hdmi, GRL_CFG4, CFG4_MHL_MODE);
406
407 if (mode->flags & DRM_MODE_FLAG_INTERLACE &&
408 mode->clock == 74250 &&
409 mode->vdisplay == 1080)
410 mtk_hdmi_clear_bits(hdmi, GRL_CFG2, CFG2_MHL_DE_SEL);
411 else
412 mtk_hdmi_set_bits(hdmi, GRL_CFG2, CFG2_MHL_DE_SEL);
413}
414
415static void mtk_hdmi_hw_aud_set_channel_swap(struct mtk_hdmi *hdmi,
416 enum hdmi_aud_channel_swap_type swap)
417{
418 u8 swap_bit;
419
420 switch (swap) {
421 case HDMI_AUD_SWAP_LR:
422 swap_bit = LR_SWAP;
423 break;
424 case HDMI_AUD_SWAP_LFE_CC:
425 swap_bit = LFE_CC_SWAP;
426 break;
427 case HDMI_AUD_SWAP_LSRS:
428 swap_bit = LSRS_SWAP;
429 break;
430 case HDMI_AUD_SWAP_RLS_RRS:
431 swap_bit = RLS_RRS_SWAP;
432 break;
433 case HDMI_AUD_SWAP_LR_STATUS:
434 swap_bit = LR_STATUS_SWAP;
435 break;
436 default:
437 swap_bit = LFE_CC_SWAP;
438 break;
439 }
440 mtk_hdmi_mask(hdmi, GRL_CH_SWAP, swap_bit, 0xff);
441}
442
443static void mtk_hdmi_hw_aud_set_bit_num(struct mtk_hdmi *hdmi,
444 enum hdmi_audio_sample_size bit_num)
445{
446 u32 val;
447
448 switch (bit_num) {
449 case HDMI_AUDIO_SAMPLE_SIZE_16:
450 val = AOUT_16BIT;
451 break;
452 case HDMI_AUDIO_SAMPLE_SIZE_20:
453 val = AOUT_20BIT;
454 break;
455 case HDMI_AUDIO_SAMPLE_SIZE_24:
456 case HDMI_AUDIO_SAMPLE_SIZE_STREAM:
457 val = AOUT_24BIT;
458 break;
459 }
460
461 mtk_hdmi_mask(hdmi, GRL_AOUT_CFG, val, AOUT_BNUM_SEL_MASK);
462}
463
464static void mtk_hdmi_hw_aud_set_i2s_fmt(struct mtk_hdmi *hdmi,
465 enum hdmi_aud_i2s_fmt i2s_fmt)
466{
467 u32 val;
468
469 val = mtk_hdmi_read(hdmi, GRL_CFG0);
470 val &= ~(CFG0_W_LENGTH_MASK | CFG0_I2S_MODE_MASK);
471
472 switch (i2s_fmt) {
473 case HDMI_I2S_MODE_RJT_24BIT:
474 val |= CFG0_I2S_MODE_RTJ | CFG0_W_LENGTH_24BIT;
475 break;
476 case HDMI_I2S_MODE_RJT_16BIT:
477 val |= CFG0_I2S_MODE_RTJ | CFG0_W_LENGTH_16BIT;
478 break;
479 case HDMI_I2S_MODE_LJT_24BIT:
480 default:
481 val |= CFG0_I2S_MODE_LTJ | CFG0_W_LENGTH_24BIT;
482 break;
483 case HDMI_I2S_MODE_LJT_16BIT:
484 val |= CFG0_I2S_MODE_LTJ | CFG0_W_LENGTH_16BIT;
485 break;
486 case HDMI_I2S_MODE_I2S_24BIT:
487 val |= CFG0_I2S_MODE_I2S | CFG0_W_LENGTH_24BIT;
488 break;
489 case HDMI_I2S_MODE_I2S_16BIT:
490 val |= CFG0_I2S_MODE_I2S | CFG0_W_LENGTH_16BIT;
491 break;
492 }
493 mtk_hdmi_write(hdmi, GRL_CFG0, val);
494}
495
496static void mtk_hdmi_hw_audio_config(struct mtk_hdmi *hdmi, bool dst)
497{
498 const u8 mask = HIGH_BIT_RATE | DST_NORMAL_DOUBLE | SACD_DST | DSD_SEL;
499 u8 val;
500
501 /* Disable high bitrate, set DST packet normal/double */
502 mtk_hdmi_clear_bits(hdmi, GRL_AOUT_CFG, HIGH_BIT_RATE_PACKET_ALIGN);
503
504 if (dst)
505 val = DST_NORMAL_DOUBLE | SACD_DST;
506 else
507 val = 0;
508
509 mtk_hdmi_mask(hdmi, GRL_AUDIO_CFG, val, mask);
510}
511
512static void mtk_hdmi_hw_aud_set_i2s_chan_num(struct mtk_hdmi *hdmi,
513 enum hdmi_aud_channel_type channel_type,
514 u8 channel_count)
515{
516 unsigned int ch_switch;
517 u8 i2s_uv;
518
519 ch_switch = CH_SWITCH(7, 7) | CH_SWITCH(6, 6) |
520 CH_SWITCH(5, 5) | CH_SWITCH(4, 4) |
521 CH_SWITCH(3, 3) | CH_SWITCH(1, 2) |
522 CH_SWITCH(2, 1) | CH_SWITCH(0, 0);
523
524 if (channel_count == 2) {
525 i2s_uv = I2S_UV_CH_EN(0);
526 } else if (channel_count == 3 || channel_count == 4) {
527 if (channel_count == 4 &&
528 (channel_type == HDMI_AUD_CHAN_TYPE_3_0_LRS ||
529 channel_type == HDMI_AUD_CHAN_TYPE_4_0))
530 i2s_uv = I2S_UV_CH_EN(2) | I2S_UV_CH_EN(0);
531 else
532 i2s_uv = I2S_UV_CH_EN(3) | I2S_UV_CH_EN(2);
533 } else if (channel_count == 6 || channel_count == 5) {
534 if (channel_count == 6 &&
535 channel_type != HDMI_AUD_CHAN_TYPE_5_1 &&
536 channel_type != HDMI_AUD_CHAN_TYPE_4_1_CLRS) {
537 i2s_uv = I2S_UV_CH_EN(3) | I2S_UV_CH_EN(2) |
538 I2S_UV_CH_EN(1) | I2S_UV_CH_EN(0);
539 } else {
540 i2s_uv = I2S_UV_CH_EN(2) | I2S_UV_CH_EN(1) |
541 I2S_UV_CH_EN(0);
542 }
543 } else if (channel_count == 8 || channel_count == 7) {
544 i2s_uv = I2S_UV_CH_EN(3) | I2S_UV_CH_EN(2) |
545 I2S_UV_CH_EN(1) | I2S_UV_CH_EN(0);
546 } else {
547 i2s_uv = I2S_UV_CH_EN(0);
548 }
549
550 mtk_hdmi_write(hdmi, GRL_CH_SW0, ch_switch & 0xff);
551 mtk_hdmi_write(hdmi, GRL_CH_SW1, (ch_switch >> 8) & 0xff);
552 mtk_hdmi_write(hdmi, GRL_CH_SW2, (ch_switch >> 16) & 0xff);
553 mtk_hdmi_write(hdmi, GRL_I2S_UV, i2s_uv);
554}
555
556static void mtk_hdmi_hw_aud_set_input_type(struct mtk_hdmi *hdmi,
557 enum hdmi_aud_input_type input_type)
558{
559 u32 val;
560
561 val = mtk_hdmi_read(hdmi, GRL_CFG1);
562 if (input_type == HDMI_AUD_INPUT_I2S &&
563 (val & CFG1_SPDIF) == CFG1_SPDIF) {
564 val &= ~CFG1_SPDIF;
565 } else if (input_type == HDMI_AUD_INPUT_SPDIF &&
566 (val & CFG1_SPDIF) == 0) {
567 val |= CFG1_SPDIF;
568 }
569 mtk_hdmi_write(hdmi, GRL_CFG1, val);
570}
571
572static void mtk_hdmi_hw_aud_set_channel_status(struct mtk_hdmi *hdmi,
573 u8 *channel_status)
574{
575 int i;
576
577 for (i = 0; i < 5; i++) {
578 mtk_hdmi_write(hdmi, GRL_I2S_C_STA0 + i * 4, channel_status[i]);
579 mtk_hdmi_write(hdmi, GRL_L_STATUS_0 + i * 4, channel_status[i]);
580 mtk_hdmi_write(hdmi, GRL_R_STATUS_0 + i * 4, channel_status[i]);
581 }
582 for (; i < 24; i++) {
583 mtk_hdmi_write(hdmi, GRL_L_STATUS_0 + i * 4, 0);
584 mtk_hdmi_write(hdmi, GRL_R_STATUS_0 + i * 4, 0);
585 }
586}
587
588static void mtk_hdmi_hw_aud_src_reenable(struct mtk_hdmi *hdmi)
589{
590 u32 val;
591
592 val = mtk_hdmi_read(hdmi, GRL_MIX_CTRL);
593 if (val & MIX_CTRL_SRC_EN) {
594 val &= ~MIX_CTRL_SRC_EN;
595 mtk_hdmi_write(hdmi, GRL_MIX_CTRL, val);
596 usleep_range(255, 512);
597 val |= MIX_CTRL_SRC_EN;
598 mtk_hdmi_write(hdmi, GRL_MIX_CTRL, val);
599 }
600}
601
602static void mtk_hdmi_hw_aud_src_disable(struct mtk_hdmi *hdmi)
603{
604 u32 val;
605
606 val = mtk_hdmi_read(hdmi, GRL_MIX_CTRL);
607 val &= ~MIX_CTRL_SRC_EN;
608 mtk_hdmi_write(hdmi, GRL_MIX_CTRL, val);
609 mtk_hdmi_write(hdmi, GRL_SHIFT_L1, 0x00);
610}
611
612static void mtk_hdmi_hw_aud_set_mclk(struct mtk_hdmi *hdmi,
613 enum hdmi_aud_mclk mclk)
614{
615 u32 val;
616
617 val = mtk_hdmi_read(hdmi, GRL_CFG5);
618 val &= CFG5_CD_RATIO_MASK;
619
620 switch (mclk) {
621 case HDMI_AUD_MCLK_128FS:
622 val |= CFG5_FS128;
623 break;
624 case HDMI_AUD_MCLK_256FS:
625 val |= CFG5_FS256;
626 break;
627 case HDMI_AUD_MCLK_384FS:
628 val |= CFG5_FS384;
629 break;
630 case HDMI_AUD_MCLK_512FS:
631 val |= CFG5_FS512;
632 break;
633 case HDMI_AUD_MCLK_768FS:
634 val |= CFG5_FS768;
635 break;
636 default:
637 val |= CFG5_FS256;
638 break;
639 }
640 mtk_hdmi_write(hdmi, GRL_CFG5, val);
641}
642
643struct hdmi_acr_n {
644 unsigned int clock;
645 unsigned int n[3];
646};
647
648/* Recommended N values from HDMI specification, tables 7-1 to 7-3 */
649static const struct hdmi_acr_n hdmi_rec_n_table[] = {
650 /* Clock, N: 32kHz 44.1kHz 48kHz */
651 { 25175, { 4576, 7007, 6864 } },
652 { 74176, { 11648, 17836, 11648 } },
653 { 148352, { 11648, 8918, 5824 } },
654 { 296703, { 5824, 4459, 5824 } },
655 { 297000, { 3072, 4704, 5120 } },
656 { 0, { 4096, 6272, 6144 } }, /* all other TMDS clocks */
657};
658
659/**
660 * hdmi_recommended_n() - Return N value recommended by HDMI specification
661 * @freq: audio sample rate in Hz
662 * @clock: rounded TMDS clock in kHz
663 */
664static unsigned int hdmi_recommended_n(unsigned int freq, unsigned int clock)
665{
666 const struct hdmi_acr_n *recommended;
667 unsigned int i;
668
669 for (i = 0; i < ARRAY_SIZE(hdmi_rec_n_table) - 1; i++) {
670 if (clock == hdmi_rec_n_table[i].clock)
671 break;
672 }
673 recommended = hdmi_rec_n_table + i;
674
675 switch (freq) {
676 case 32000:
677 return recommended->n[0];
678 case 44100:
679 return recommended->n[1];
680 case 48000:
681 return recommended->n[2];
682 case 88200:
683 return recommended->n[1] * 2;
684 case 96000:
685 return recommended->n[2] * 2;
686 case 176400:
687 return recommended->n[1] * 4;
688 case 192000:
689 return recommended->n[2] * 4;
690 default:
691 return (128 * freq) / 1000;
692 }
693}
694
695static unsigned int hdmi_mode_clock_to_hz(unsigned int clock)
696{
697 switch (clock) {
698 case 25175:
699 return 25174825; /* 25.2/1.001 MHz */
700 case 74176:
701 return 74175824; /* 74.25/1.001 MHz */
702 case 148352:
703 return 148351648; /* 148.5/1.001 MHz */
704 case 296703:
705 return 296703297; /* 297/1.001 MHz */
706 default:
707 return clock * 1000;
708 }
709}
710
711static unsigned int hdmi_expected_cts(unsigned int audio_sample_rate,
712 unsigned int tmds_clock, unsigned int n)
713{
714 return DIV_ROUND_CLOSEST_ULL((u64)hdmi_mode_clock_to_hz(tmds_clock) * n,
715 128 * audio_sample_rate);
716}
717
718static void do_hdmi_hw_aud_set_ncts(struct mtk_hdmi *hdmi, unsigned int n,
719 unsigned int cts)
720{
721 unsigned char val[NCTS_BYTES];
722 int i;
723
724 mtk_hdmi_write(hdmi, GRL_NCTS, 0);
725 mtk_hdmi_write(hdmi, GRL_NCTS, 0);
726 mtk_hdmi_write(hdmi, GRL_NCTS, 0);
727 memset(val, 0, sizeof(val));
728
729 val[0] = (cts >> 24) & 0xff;
730 val[1] = (cts >> 16) & 0xff;
731 val[2] = (cts >> 8) & 0xff;
732 val[3] = cts & 0xff;
733
734 val[4] = (n >> 16) & 0xff;
735 val[5] = (n >> 8) & 0xff;
736 val[6] = n & 0xff;
737
738 for (i = 0; i < NCTS_BYTES; i++)
739 mtk_hdmi_write(hdmi, GRL_NCTS, val[i]);
740}
741
742static void mtk_hdmi_hw_aud_set_ncts(struct mtk_hdmi *hdmi,
743 unsigned int sample_rate,
744 unsigned int clock)
745{
746 unsigned int n, cts;
747
748 n = hdmi_recommended_n(sample_rate, clock);
749 cts = hdmi_expected_cts(sample_rate, clock, n);
750
751 dev_dbg(hdmi->dev, "%s: sample_rate=%u, clock=%d, cts=%u, n=%u\n",
752 __func__, sample_rate, clock, n, cts);
753
754 mtk_hdmi_mask(hdmi, DUMMY_304, AUDIO_I2S_NCTS_SEL_64,
755 AUDIO_I2S_NCTS_SEL);
756 do_hdmi_hw_aud_set_ncts(hdmi, n, cts);
757}
758
759static u8 mtk_hdmi_aud_get_chnl_count(enum hdmi_aud_channel_type channel_type)
760{
761 switch (channel_type) {
762 case HDMI_AUD_CHAN_TYPE_1_0:
763 case HDMI_AUD_CHAN_TYPE_1_1:
764 case HDMI_AUD_CHAN_TYPE_2_0:
765 return 2;
766 case HDMI_AUD_CHAN_TYPE_2_1:
767 case HDMI_AUD_CHAN_TYPE_3_0:
768 return 3;
769 case HDMI_AUD_CHAN_TYPE_3_1:
770 case HDMI_AUD_CHAN_TYPE_4_0:
771 case HDMI_AUD_CHAN_TYPE_3_0_LRS:
772 return 4;
773 case HDMI_AUD_CHAN_TYPE_4_1:
774 case HDMI_AUD_CHAN_TYPE_5_0:
775 case HDMI_AUD_CHAN_TYPE_3_1_LRS:
776 case HDMI_AUD_CHAN_TYPE_4_0_CLRS:
777 return 5;
778 case HDMI_AUD_CHAN_TYPE_5_1:
779 case HDMI_AUD_CHAN_TYPE_6_0:
780 case HDMI_AUD_CHAN_TYPE_4_1_CLRS:
781 case HDMI_AUD_CHAN_TYPE_6_0_CS:
782 case HDMI_AUD_CHAN_TYPE_6_0_CH:
783 case HDMI_AUD_CHAN_TYPE_6_0_OH:
784 case HDMI_AUD_CHAN_TYPE_6_0_CHR:
785 return 6;
786 case HDMI_AUD_CHAN_TYPE_6_1:
787 case HDMI_AUD_CHAN_TYPE_6_1_CS:
788 case HDMI_AUD_CHAN_TYPE_6_1_CH:
789 case HDMI_AUD_CHAN_TYPE_6_1_OH:
790 case HDMI_AUD_CHAN_TYPE_6_1_CHR:
791 case HDMI_AUD_CHAN_TYPE_7_0:
792 case HDMI_AUD_CHAN_TYPE_7_0_LH_RH:
793 case HDMI_AUD_CHAN_TYPE_7_0_LSR_RSR:
794 case HDMI_AUD_CHAN_TYPE_7_0_LC_RC:
795 case HDMI_AUD_CHAN_TYPE_7_0_LW_RW:
796 case HDMI_AUD_CHAN_TYPE_7_0_LSD_RSD:
797 case HDMI_AUD_CHAN_TYPE_7_0_LSS_RSS:
798 case HDMI_AUD_CHAN_TYPE_7_0_LHS_RHS:
799 case HDMI_AUD_CHAN_TYPE_7_0_CS_CH:
800 case HDMI_AUD_CHAN_TYPE_7_0_CS_OH:
801 case HDMI_AUD_CHAN_TYPE_7_0_CS_CHR:
802 case HDMI_AUD_CHAN_TYPE_7_0_CH_OH:
803 case HDMI_AUD_CHAN_TYPE_7_0_CH_CHR:
804 case HDMI_AUD_CHAN_TYPE_7_0_OH_CHR:
805 case HDMI_AUD_CHAN_TYPE_7_0_LSS_RSS_LSR_RSR:
806 case HDMI_AUD_CHAN_TYPE_8_0_LH_RH_CS:
807 return 7;
808 case HDMI_AUD_CHAN_TYPE_7_1:
809 case HDMI_AUD_CHAN_TYPE_7_1_LH_RH:
810 case HDMI_AUD_CHAN_TYPE_7_1_LSR_RSR:
811 case HDMI_AUD_CHAN_TYPE_7_1_LC_RC:
812 case HDMI_AUD_CHAN_TYPE_7_1_LW_RW:
813 case HDMI_AUD_CHAN_TYPE_7_1_LSD_RSD:
814 case HDMI_AUD_CHAN_TYPE_7_1_LSS_RSS:
815 case HDMI_AUD_CHAN_TYPE_7_1_LHS_RHS:
816 case HDMI_AUD_CHAN_TYPE_7_1_CS_CH:
817 case HDMI_AUD_CHAN_TYPE_7_1_CS_OH:
818 case HDMI_AUD_CHAN_TYPE_7_1_CS_CHR:
819 case HDMI_AUD_CHAN_TYPE_7_1_CH_OH:
820 case HDMI_AUD_CHAN_TYPE_7_1_CH_CHR:
821 case HDMI_AUD_CHAN_TYPE_7_1_OH_CHR:
822 case HDMI_AUD_CHAN_TYPE_7_1_LSS_RSS_LSR_RSR:
823 return 8;
824 default:
825 return 2;
826 }
827}
828
829static int mtk_hdmi_video_change_vpll(struct mtk_hdmi *hdmi, u32 clock)
830{
831 unsigned long rate;
832 int ret;
833
834 /* The DPI driver already should have set TVDPLL to the correct rate */
835 ret = clk_set_rate(hdmi->clk[MTK_HDMI_CLK_HDMI_PLL], clock);
836 if (ret) {
837 dev_err(hdmi->dev, "Failed to set PLL to %u Hz: %d\n", clock,
838 ret);
839 return ret;
840 }
841
842 rate = clk_get_rate(hdmi->clk[MTK_HDMI_CLK_HDMI_PLL]);
843
844 if (DIV_ROUND_CLOSEST(rate, 1000) != DIV_ROUND_CLOSEST(clock, 1000))
845 dev_warn(hdmi->dev, "Want PLL %u Hz, got %lu Hz\n", clock,
846 rate);
847 else
848 dev_dbg(hdmi->dev, "Want PLL %u Hz, got %lu Hz\n", clock, rate);
849
850 mtk_hdmi_hw_config_sys(hdmi);
851 mtk_hdmi_hw_set_deep_color_mode(hdmi);
852 return 0;
853}
854
855static void mtk_hdmi_video_set_display_mode(struct mtk_hdmi *hdmi,
856 struct drm_display_mode *mode)
857{
858 mtk_hdmi_hw_reset(hdmi);
859 mtk_hdmi_hw_enable_notice(hdmi, true);
860 mtk_hdmi_hw_write_int_mask(hdmi, 0xff);
861 mtk_hdmi_hw_enable_dvi_mode(hdmi, hdmi->dvi_mode);
862 mtk_hdmi_hw_ncts_auto_write_enable(hdmi, true);
863
864 mtk_hdmi_hw_msic_setting(hdmi, mode);
865}
866
867static int mtk_hdmi_aud_enable_packet(struct mtk_hdmi *hdmi, bool enable)
868{
869 mtk_hdmi_hw_send_aud_packet(hdmi, enable);
870 return 0;
871}
872
873static int mtk_hdmi_aud_on_off_hw_ncts(struct mtk_hdmi *hdmi, bool on)
874{
875 mtk_hdmi_hw_ncts_enable(hdmi, on);
876 return 0;
877}
878
879static int mtk_hdmi_aud_set_input(struct mtk_hdmi *hdmi)
880{
881 enum hdmi_aud_channel_type chan_type;
882 u8 chan_count;
883 bool dst;
884
885 mtk_hdmi_hw_aud_set_channel_swap(hdmi, HDMI_AUD_SWAP_LFE_CC);
886 mtk_hdmi_set_bits(hdmi, GRL_MIX_CTRL, MIX_CTRL_FLAT);
887
888 if (hdmi->aud_param.aud_input_type == HDMI_AUD_INPUT_SPDIF &&
889 hdmi->aud_param.aud_codec == HDMI_AUDIO_CODING_TYPE_DST) {
890 mtk_hdmi_hw_aud_set_bit_num(hdmi, HDMI_AUDIO_SAMPLE_SIZE_24);
891 } else if (hdmi->aud_param.aud_i2s_fmt == HDMI_I2S_MODE_LJT_24BIT) {
892 hdmi->aud_param.aud_i2s_fmt = HDMI_I2S_MODE_LJT_16BIT;
893 }
894
895 mtk_hdmi_hw_aud_set_i2s_fmt(hdmi, hdmi->aud_param.aud_i2s_fmt);
896 mtk_hdmi_hw_aud_set_bit_num(hdmi, HDMI_AUDIO_SAMPLE_SIZE_24);
897
898 dst = ((hdmi->aud_param.aud_input_type == HDMI_AUD_INPUT_SPDIF) &&
899 (hdmi->aud_param.aud_codec == HDMI_AUDIO_CODING_TYPE_DST));
900 mtk_hdmi_hw_audio_config(hdmi, dst);
901
902 if (hdmi->aud_param.aud_input_type == HDMI_AUD_INPUT_SPDIF)
903 chan_type = HDMI_AUD_CHAN_TYPE_2_0;
904 else
905 chan_type = hdmi->aud_param.aud_input_chan_type;
906 chan_count = mtk_hdmi_aud_get_chnl_count(chan_type);
907 mtk_hdmi_hw_aud_set_i2s_chan_num(hdmi, chan_type, chan_count);
908 mtk_hdmi_hw_aud_set_input_type(hdmi, hdmi->aud_param.aud_input_type);
909
910 return 0;
911}
912
913static int mtk_hdmi_aud_set_src(struct mtk_hdmi *hdmi,
914 struct drm_display_mode *display_mode)
915{
916 unsigned int sample_rate = hdmi->aud_param.codec_params.sample_rate;
917
918 mtk_hdmi_aud_on_off_hw_ncts(hdmi, false);
919 mtk_hdmi_hw_aud_src_disable(hdmi);
920 mtk_hdmi_clear_bits(hdmi, GRL_CFG2, CFG2_ACLK_INV);
921
922 if (hdmi->aud_param.aud_input_type == HDMI_AUD_INPUT_I2S) {
923 switch (sample_rate) {
924 case 32000:
925 case 44100:
926 case 48000:
927 case 88200:
928 case 96000:
929 break;
930 default:
931 return -EINVAL;
932 }
933 mtk_hdmi_hw_aud_set_mclk(hdmi, hdmi->aud_param.aud_mclk);
934 } else {
935 switch (sample_rate) {
936 case 32000:
937 case 44100:
938 case 48000:
939 break;
940 default:
941 return -EINVAL;
942 }
943 mtk_hdmi_hw_aud_set_mclk(hdmi, HDMI_AUD_MCLK_128FS);
944 }
945
946 mtk_hdmi_hw_aud_set_ncts(hdmi, sample_rate, display_mode->clock);
947
948 mtk_hdmi_hw_aud_src_reenable(hdmi);
949 return 0;
950}
951
952static int mtk_hdmi_aud_output_config(struct mtk_hdmi *hdmi,
953 struct drm_display_mode *display_mode)
954{
955 mtk_hdmi_hw_aud_mute(hdmi);
956 mtk_hdmi_aud_enable_packet(hdmi, false);
957
958 mtk_hdmi_aud_set_input(hdmi);
959 mtk_hdmi_aud_set_src(hdmi, display_mode);
960 mtk_hdmi_hw_aud_set_channel_status(hdmi,
961 hdmi->aud_param.codec_params.iec.status);
962
963 usleep_range(50, 100);
964
965 mtk_hdmi_aud_on_off_hw_ncts(hdmi, true);
966 mtk_hdmi_aud_enable_packet(hdmi, true);
967 mtk_hdmi_hw_aud_unmute(hdmi);
968 return 0;
969}
970
971static int mtk_hdmi_setup_avi_infoframe(struct mtk_hdmi *hdmi,
972 struct drm_display_mode *mode)
973{
974 struct hdmi_avi_infoframe frame;
975 u8 buffer[17];
976 ssize_t err;
977
978 err = drm_hdmi_avi_infoframe_from_display_mode(&frame, mode, false);
979 if (err < 0) {
980 dev_err(hdmi->dev,
981 "Failed to get AVI infoframe from mode: %zd\n", err);
982 return err;
983 }
984
985 err = hdmi_avi_infoframe_pack(&frame, buffer, sizeof(buffer));
986 if (err < 0) {
987 dev_err(hdmi->dev, "Failed to pack AVI infoframe: %zd\n", err);
988 return err;
989 }
990
991 mtk_hdmi_hw_send_info_frame(hdmi, buffer, sizeof(buffer));
992 return 0;
993}
994
995static int mtk_hdmi_setup_spd_infoframe(struct mtk_hdmi *hdmi,
996 const char *vendor,
997 const char *product)
998{
999 struct hdmi_spd_infoframe frame;
1000 u8 buffer[29];
1001 ssize_t err;
1002
1003 err = hdmi_spd_infoframe_init(&frame, vendor, product);
1004 if (err < 0) {
1005 dev_err(hdmi->dev, "Failed to initialize SPD infoframe: %zd\n",
1006 err);
1007 return err;
1008 }
1009
1010 err = hdmi_spd_infoframe_pack(&frame, buffer, sizeof(buffer));
1011 if (err < 0) {
1012 dev_err(hdmi->dev, "Failed to pack SDP infoframe: %zd\n", err);
1013 return err;
1014 }
1015
1016 mtk_hdmi_hw_send_info_frame(hdmi, buffer, sizeof(buffer));
1017 return 0;
1018}
1019
1020static int mtk_hdmi_setup_audio_infoframe(struct mtk_hdmi *hdmi)
1021{
1022 struct hdmi_audio_infoframe frame;
1023 u8 buffer[14];
1024 ssize_t err;
1025
1026 err = hdmi_audio_infoframe_init(&frame);
1027 if (err < 0) {
1028 dev_err(hdmi->dev, "Failed to setup audio infoframe: %zd\n",
1029 err);
1030 return err;
1031 }
1032
1033 frame.coding_type = HDMI_AUDIO_CODING_TYPE_STREAM;
1034 frame.sample_frequency = HDMI_AUDIO_SAMPLE_FREQUENCY_STREAM;
1035 frame.sample_size = HDMI_AUDIO_SAMPLE_SIZE_STREAM;
1036 frame.channels = mtk_hdmi_aud_get_chnl_count(
1037 hdmi->aud_param.aud_input_chan_type);
1038
1039 err = hdmi_audio_infoframe_pack(&frame, buffer, sizeof(buffer));
1040 if (err < 0) {
1041 dev_err(hdmi->dev, "Failed to pack audio infoframe: %zd\n",
1042 err);
1043 return err;
1044 }
1045
1046 mtk_hdmi_hw_send_info_frame(hdmi, buffer, sizeof(buffer));
1047 return 0;
1048}
1049
1050static int mtk_hdmi_setup_vendor_specific_infoframe(struct mtk_hdmi *hdmi,
1051 struct drm_display_mode *mode)
1052{
1053 struct hdmi_vendor_infoframe frame;
1054 u8 buffer[10];
1055 ssize_t err;
1056
1057 err = drm_hdmi_vendor_infoframe_from_display_mode(&frame,
1058 &hdmi->conn, mode);
1059 if (err) {
1060 dev_err(hdmi->dev,
1061 "Failed to get vendor infoframe from mode: %zd\n", err);
1062 return err;
1063 }
1064
1065 err = hdmi_vendor_infoframe_pack(&frame, buffer, sizeof(buffer));
1066 if (err < 0) {
1067 dev_err(hdmi->dev, "Failed to pack vendor infoframe: %zd\n",
1068 err);
1069 return err;
1070 }
1071
1072 mtk_hdmi_hw_send_info_frame(hdmi, buffer, sizeof(buffer));
1073 return 0;
1074}
1075
1076static int mtk_hdmi_output_init(struct mtk_hdmi *hdmi)
1077{
1078 struct hdmi_audio_param *aud_param = &hdmi->aud_param;
1079
1080 hdmi->csp = HDMI_COLORSPACE_RGB;
1081 aud_param->aud_codec = HDMI_AUDIO_CODING_TYPE_PCM;
1082 aud_param->aud_sampe_size = HDMI_AUDIO_SAMPLE_SIZE_16;
1083 aud_param->aud_input_type = HDMI_AUD_INPUT_I2S;
1084 aud_param->aud_i2s_fmt = HDMI_I2S_MODE_I2S_24BIT;
1085 aud_param->aud_mclk = HDMI_AUD_MCLK_128FS;
1086 aud_param->aud_input_chan_type = HDMI_AUD_CHAN_TYPE_2_0;
1087
1088 return 0;
1089}
1090
1091static void mtk_hdmi_audio_enable(struct mtk_hdmi *hdmi)
1092{
1093 mtk_hdmi_aud_enable_packet(hdmi, true);
1094 hdmi->audio_enable = true;
1095}
1096
1097static void mtk_hdmi_audio_disable(struct mtk_hdmi *hdmi)
1098{
1099 mtk_hdmi_aud_enable_packet(hdmi, false);
1100 hdmi->audio_enable = false;
1101}
1102
1103static int mtk_hdmi_audio_set_param(struct mtk_hdmi *hdmi,
1104 struct hdmi_audio_param *param)
1105{
1106 if (!hdmi->audio_enable) {
1107 dev_err(hdmi->dev, "hdmi audio is in disable state!\n");
1108 return -EINVAL;
1109 }
1110 dev_dbg(hdmi->dev, "codec:%d, input:%d, channel:%d, fs:%d\n",
1111 param->aud_codec, param->aud_input_type,
1112 param->aud_input_chan_type, param->codec_params.sample_rate);
1113 memcpy(&hdmi->aud_param, param, sizeof(*param));
1114 return mtk_hdmi_aud_output_config(hdmi, &hdmi->mode);
1115}
1116
1117static int mtk_hdmi_output_set_display_mode(struct mtk_hdmi *hdmi,
1118 struct drm_display_mode *mode)
1119{
1120 int ret;
1121
1122 mtk_hdmi_hw_vid_black(hdmi, true);
1123 mtk_hdmi_hw_aud_mute(hdmi);
1124 mtk_hdmi_hw_send_av_mute(hdmi);
1125 phy_power_off(hdmi->phy);
1126
1127 ret = mtk_hdmi_video_change_vpll(hdmi,
1128 mode->clock * 1000);
1129 if (ret) {
1130 dev_err(hdmi->dev, "Failed to set vpll: %d\n", ret);
1131 return ret;
1132 }
1133 mtk_hdmi_video_set_display_mode(hdmi, mode);
1134
1135 phy_power_on(hdmi->phy);
1136 mtk_hdmi_aud_output_config(hdmi, mode);
1137
1138 mtk_hdmi_hw_vid_black(hdmi, false);
1139 mtk_hdmi_hw_aud_unmute(hdmi);
1140 mtk_hdmi_hw_send_av_unmute(hdmi);
1141
1142 return 0;
1143}
1144
1145static const char * const mtk_hdmi_clk_names[MTK_HDMI_CLK_COUNT] = {
1146 [MTK_HDMI_CLK_HDMI_PIXEL] = "pixel",
1147 [MTK_HDMI_CLK_HDMI_PLL] = "pll",
1148 [MTK_HDMI_CLK_AUD_BCLK] = "bclk",
1149 [MTK_HDMI_CLK_AUD_SPDIF] = "spdif",
1150};
1151
1152static int mtk_hdmi_get_all_clk(struct mtk_hdmi *hdmi,
1153 struct device_node *np)
1154{
1155 int i;
1156
1157 for (i = 0; i < ARRAY_SIZE(mtk_hdmi_clk_names); i++) {
1158 hdmi->clk[i] = of_clk_get_by_name(np,
1159 mtk_hdmi_clk_names[i]);
1160 if (IS_ERR(hdmi->clk[i]))
1161 return PTR_ERR(hdmi->clk[i]);
1162 }
1163 return 0;
1164}
1165
1166static int mtk_hdmi_clk_enable_audio(struct mtk_hdmi *hdmi)
1167{
1168 int ret;
1169
1170 ret = clk_prepare_enable(hdmi->clk[MTK_HDMI_CLK_AUD_BCLK]);
1171 if (ret)
1172 return ret;
1173
1174 ret = clk_prepare_enable(hdmi->clk[MTK_HDMI_CLK_AUD_SPDIF]);
1175 if (ret)
1176 goto err;
1177
1178 return 0;
1179err:
1180 clk_disable_unprepare(hdmi->clk[MTK_HDMI_CLK_AUD_BCLK]);
1181 return ret;
1182}
1183
1184static void mtk_hdmi_clk_disable_audio(struct mtk_hdmi *hdmi)
1185{
1186 clk_disable_unprepare(hdmi->clk[MTK_HDMI_CLK_AUD_BCLK]);
1187 clk_disable_unprepare(hdmi->clk[MTK_HDMI_CLK_AUD_SPDIF]);
1188}
1189
1190static enum drm_connector_status hdmi_conn_detect(struct drm_connector *conn,
1191 bool force)
1192{
1193 struct mtk_hdmi *hdmi = hdmi_ctx_from_conn(conn);
1194
1195 return mtk_cec_hpd_high(hdmi->cec_dev) ?
1196 connector_status_connected : connector_status_disconnected;
1197}
1198
1199static void hdmi_conn_destroy(struct drm_connector *conn)
1200{
1201 struct mtk_hdmi *hdmi = hdmi_ctx_from_conn(conn);
1202
1203 mtk_cec_set_hpd_event(hdmi->cec_dev, NULL, NULL);
1204
1205 drm_connector_cleanup(conn);
1206}
1207
1208static int mtk_hdmi_conn_get_modes(struct drm_connector *conn)
1209{
1210 struct mtk_hdmi *hdmi = hdmi_ctx_from_conn(conn);
1211 struct edid *edid;
1212 int ret;
1213
1214 if (!hdmi->ddc_adpt)
1215 return -ENODEV;
1216
1217 edid = drm_get_edid(conn, hdmi->ddc_adpt);
1218 if (!edid)
1219 return -ENODEV;
1220
1221 hdmi->dvi_mode = !drm_detect_monitor_audio(edid);
1222
1223 drm_mode_connector_update_edid_property(conn, edid);
1224
1225 ret = drm_add_edid_modes(conn, edid);
1226 kfree(edid);
1227 return ret;
1228}
1229
1230static int mtk_hdmi_conn_mode_valid(struct drm_connector *conn,
1231 struct drm_display_mode *mode)
1232{
1233 struct mtk_hdmi *hdmi = hdmi_ctx_from_conn(conn);
1234
1235 dev_dbg(hdmi->dev, "xres=%d, yres=%d, refresh=%d, intl=%d clock=%d\n",
1236 mode->hdisplay, mode->vdisplay, mode->vrefresh,
1237 !!(mode->flags & DRM_MODE_FLAG_INTERLACE), mode->clock * 1000);
1238
1239 if (hdmi->bridge.next) {
1240 struct drm_display_mode adjusted_mode;
1241
1242 drm_mode_copy(&adjusted_mode, mode);
1243 if (!drm_bridge_mode_fixup(hdmi->bridge.next, mode,
1244 &adjusted_mode))
1245 return MODE_BAD;
1246 }
1247
1248 if (mode->clock < 27000)
1249 return MODE_CLOCK_LOW;
1250 if (mode->clock > 297000)
1251 return MODE_CLOCK_HIGH;
1252
1253 return drm_mode_validate_size(mode, 0x1fff, 0x1fff);
1254}
1255
1256static struct drm_encoder *mtk_hdmi_conn_best_enc(struct drm_connector *conn)
1257{
1258 struct mtk_hdmi *hdmi = hdmi_ctx_from_conn(conn);
1259
1260 return hdmi->bridge.encoder;
1261}
1262
1263static const struct drm_connector_funcs mtk_hdmi_connector_funcs = {
1264 .detect = hdmi_conn_detect,
1265 .fill_modes = drm_helper_probe_single_connector_modes,
1266 .destroy = hdmi_conn_destroy,
1267 .reset = drm_atomic_helper_connector_reset,
1268 .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
1269 .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
1270};
1271
1272static const struct drm_connector_helper_funcs
1273 mtk_hdmi_connector_helper_funcs = {
1274 .get_modes = mtk_hdmi_conn_get_modes,
1275 .mode_valid = mtk_hdmi_conn_mode_valid,
1276 .best_encoder = mtk_hdmi_conn_best_enc,
1277};
1278
1279static void mtk_hdmi_hpd_event(bool hpd, struct device *dev)
1280{
1281 struct mtk_hdmi *hdmi = dev_get_drvdata(dev);
1282
1283 if (hdmi && hdmi->bridge.encoder && hdmi->bridge.encoder->dev)
1284 drm_helper_hpd_irq_event(hdmi->bridge.encoder->dev);
1285}
1286
1287/*
1288 * Bridge callbacks
1289 */
1290
1291static int mtk_hdmi_bridge_attach(struct drm_bridge *bridge)
1292{
1293 struct mtk_hdmi *hdmi = hdmi_ctx_from_bridge(bridge);
1294 int ret;
1295
1296 ret = drm_connector_init(bridge->encoder->dev, &hdmi->conn,
1297 &mtk_hdmi_connector_funcs,
1298 DRM_MODE_CONNECTOR_HDMIA);
1299 if (ret) {
1300 dev_err(hdmi->dev, "Failed to initialize connector: %d\n", ret);
1301 return ret;
1302 }
1303 drm_connector_helper_add(&hdmi->conn, &mtk_hdmi_connector_helper_funcs);
1304
1305 hdmi->conn.polled = DRM_CONNECTOR_POLL_HPD;
1306 hdmi->conn.interlace_allowed = true;
1307 hdmi->conn.doublescan_allowed = false;
1308
1309 ret = drm_mode_connector_attach_encoder(&hdmi->conn,
1310 bridge->encoder);
1311 if (ret) {
1312 dev_err(hdmi->dev,
1313 "Failed to attach connector to encoder: %d\n", ret);
1314 return ret;
1315 }
1316
1317 if (hdmi->next_bridge) {
1318 ret = drm_bridge_attach(bridge->encoder, hdmi->next_bridge,
1319 bridge);
1320 if (ret) {
1321 dev_err(hdmi->dev,
1322 "Failed to attach external bridge: %d\n", ret);
1323 return ret;
1324 }
1325 }
1326
1327 mtk_cec_set_hpd_event(hdmi->cec_dev, mtk_hdmi_hpd_event, hdmi->dev);
1328
1329 return 0;
1330}
1331
1332static bool mtk_hdmi_bridge_mode_fixup(struct drm_bridge *bridge,
1333 const struct drm_display_mode *mode,
1334 struct drm_display_mode *adjusted_mode)
1335{
1336 return true;
1337}
1338
1339static void mtk_hdmi_bridge_disable(struct drm_bridge *bridge)
1340{
1341 struct mtk_hdmi *hdmi = hdmi_ctx_from_bridge(bridge);
1342
1343 if (!hdmi->enabled)
1344 return;
1345
1346 phy_power_off(hdmi->phy);
1347 clk_disable_unprepare(hdmi->clk[MTK_HDMI_CLK_HDMI_PIXEL]);
1348 clk_disable_unprepare(hdmi->clk[MTK_HDMI_CLK_HDMI_PLL]);
1349
1350 hdmi->enabled = false;
1351}
1352
1353static void mtk_hdmi_bridge_post_disable(struct drm_bridge *bridge)
1354{
1355 struct mtk_hdmi *hdmi = hdmi_ctx_from_bridge(bridge);
1356
1357 if (!hdmi->powered)
1358 return;
1359
1360 mtk_hdmi_hw_1p4_version_enable(hdmi, true);
1361 mtk_hdmi_hw_make_reg_writable(hdmi, false);
1362
1363 hdmi->powered = false;
1364}
1365
1366static void mtk_hdmi_bridge_mode_set(struct drm_bridge *bridge,
1367 struct drm_display_mode *mode,
1368 struct drm_display_mode *adjusted_mode)
1369{
1370 struct mtk_hdmi *hdmi = hdmi_ctx_from_bridge(bridge);
1371
1372 dev_dbg(hdmi->dev, "cur info: name:%s, hdisplay:%d\n",
1373 adjusted_mode->name, adjusted_mode->hdisplay);
1374 dev_dbg(hdmi->dev, "hsync_start:%d,hsync_end:%d, htotal:%d",
1375 adjusted_mode->hsync_start, adjusted_mode->hsync_end,
1376 adjusted_mode->htotal);
1377 dev_dbg(hdmi->dev, "hskew:%d, vdisplay:%d\n",
1378 adjusted_mode->hskew, adjusted_mode->vdisplay);
1379 dev_dbg(hdmi->dev, "vsync_start:%d, vsync_end:%d, vtotal:%d",
1380 adjusted_mode->vsync_start, adjusted_mode->vsync_end,
1381 adjusted_mode->vtotal);
1382 dev_dbg(hdmi->dev, "vscan:%d, flag:%d\n",
1383 adjusted_mode->vscan, adjusted_mode->flags);
1384
1385 drm_mode_copy(&hdmi->mode, adjusted_mode);
1386}
1387
1388static void mtk_hdmi_bridge_pre_enable(struct drm_bridge *bridge)
1389{
1390 struct mtk_hdmi *hdmi = hdmi_ctx_from_bridge(bridge);
1391
1392 mtk_hdmi_hw_make_reg_writable(hdmi, true);
1393 mtk_hdmi_hw_1p4_version_enable(hdmi, true);
1394
1395 hdmi->powered = true;
1396}
1397
1398static void mtk_hdmi_send_infoframe(struct mtk_hdmi *hdmi,
1399 struct drm_display_mode *mode)
1400{
1401 mtk_hdmi_setup_audio_infoframe(hdmi);
1402 mtk_hdmi_setup_avi_infoframe(hdmi, mode);
1403 mtk_hdmi_setup_spd_infoframe(hdmi, "mediatek", "On-chip HDMI");
1404 if (mode->flags & DRM_MODE_FLAG_3D_MASK)
1405 mtk_hdmi_setup_vendor_specific_infoframe(hdmi, mode);
1406}
1407
1408static void mtk_hdmi_bridge_enable(struct drm_bridge *bridge)
1409{
1410 struct mtk_hdmi *hdmi = hdmi_ctx_from_bridge(bridge);
1411
1412 mtk_hdmi_output_set_display_mode(hdmi, &hdmi->mode);
1413 clk_prepare_enable(hdmi->clk[MTK_HDMI_CLK_HDMI_PLL]);
1414 clk_prepare_enable(hdmi->clk[MTK_HDMI_CLK_HDMI_PIXEL]);
1415 phy_power_on(hdmi->phy);
1416 mtk_hdmi_send_infoframe(hdmi, &hdmi->mode);
1417
1418 hdmi->enabled = true;
1419}
1420
1421static const struct drm_bridge_funcs mtk_hdmi_bridge_funcs = {
1422 .attach = mtk_hdmi_bridge_attach,
1423 .mode_fixup = mtk_hdmi_bridge_mode_fixup,
1424 .disable = mtk_hdmi_bridge_disable,
1425 .post_disable = mtk_hdmi_bridge_post_disable,
1426 .mode_set = mtk_hdmi_bridge_mode_set,
1427 .pre_enable = mtk_hdmi_bridge_pre_enable,
1428 .enable = mtk_hdmi_bridge_enable,
1429};
1430
1431static int mtk_hdmi_dt_parse_pdata(struct mtk_hdmi *hdmi,
1432 struct platform_device *pdev)
1433{
1434 struct device *dev = &pdev->dev;
1435 struct device_node *np = dev->of_node;
1436 struct device_node *cec_np, *remote, *i2c_np;
1437 struct platform_device *cec_pdev;
1438 struct regmap *regmap;
1439 struct resource *mem;
1440 int ret;
1441
1442 ret = mtk_hdmi_get_all_clk(hdmi, np);
1443 if (ret) {
1444 dev_err(dev, "Failed to get clocks: %d\n", ret);
1445 return ret;
1446 }
1447
1448 /* The CEC module handles HDMI hotplug detection */
1449 cec_np = of_find_compatible_node(np->parent, NULL,
1450 "mediatek,mt8173-cec");
1451 if (!cec_np) {
1452 dev_err(dev, "Failed to find CEC node\n");
1453 return -EINVAL;
1454 }
1455
1456 cec_pdev = of_find_device_by_node(cec_np);
1457 if (!cec_pdev) {
1458 dev_err(hdmi->dev, "Waiting for CEC device %pOF\n",
1459 cec_np);
1460 return -EPROBE_DEFER;
1461 }
1462 hdmi->cec_dev = &cec_pdev->dev;
1463
1464 /*
1465 * The mediatek,syscon-hdmi property contains a phandle link to the
1466 * MMSYS_CONFIG device and the register offset of the HDMI_SYS_CFG
1467 * registers it contains.
1468 */
1469 regmap = syscon_regmap_lookup_by_phandle(np, "mediatek,syscon-hdmi");
1470 ret = of_property_read_u32_index(np, "mediatek,syscon-hdmi", 1,
1471 &hdmi->sys_offset);
1472 if (IS_ERR(regmap))
1473 ret = PTR_ERR(regmap);
1474 if (ret) {
1475 ret = PTR_ERR(regmap);
1476 dev_err(dev,
1477 "Failed to get system configuration registers: %d\n",
1478 ret);
1479 return ret;
1480 }
1481 hdmi->sys_regmap = regmap;
1482
1483 mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1484 hdmi->regs = devm_ioremap_resource(dev, mem);
1485 if (IS_ERR(hdmi->regs))
1486 return PTR_ERR(hdmi->regs);
1487
1488 remote = of_graph_get_remote_node(np, 1, 0);
1489 if (!remote)
1490 return -EINVAL;
1491
1492 if (!of_device_is_compatible(remote, "hdmi-connector")) {
1493 hdmi->next_bridge = of_drm_find_bridge(remote);
1494 if (!hdmi->next_bridge) {
1495 dev_err(dev, "Waiting for external bridge\n");
1496 of_node_put(remote);
1497 return -EPROBE_DEFER;
1498 }
1499 }
1500
1501 i2c_np = of_parse_phandle(remote, "ddc-i2c-bus", 0);
1502 if (!i2c_np) {
1503 dev_err(dev, "Failed to find ddc-i2c-bus node in %pOF\n",
1504 remote);
1505 of_node_put(remote);
1506 return -EINVAL;
1507 }
1508 of_node_put(remote);
1509
1510 hdmi->ddc_adpt = of_find_i2c_adapter_by_node(i2c_np);
1511 if (!hdmi->ddc_adpt) {
1512 dev_err(dev, "Failed to get ddc i2c adapter by node\n");
1513 return -EINVAL;
1514 }
1515
1516 return 0;
1517}
1518
1519/*
1520 * HDMI audio codec callbacks
1521 */
1522
1523static int mtk_hdmi_audio_hw_params(struct device *dev, void *data,
1524 struct hdmi_codec_daifmt *daifmt,
1525 struct hdmi_codec_params *params)
1526{
1527 struct mtk_hdmi *hdmi = dev_get_drvdata(dev);
1528 struct hdmi_audio_param hdmi_params;
1529 unsigned int chan = params->cea.channels;
1530
1531 dev_dbg(hdmi->dev, "%s: %u Hz, %d bit, %d channels\n", __func__,
1532 params->sample_rate, params->sample_width, chan);
1533
1534 if (!hdmi->bridge.encoder)
1535 return -ENODEV;
1536
1537 switch (chan) {
1538 case 2:
1539 hdmi_params.aud_input_chan_type = HDMI_AUD_CHAN_TYPE_2_0;
1540 break;
1541 case 4:
1542 hdmi_params.aud_input_chan_type = HDMI_AUD_CHAN_TYPE_4_0;
1543 break;
1544 case 6:
1545 hdmi_params.aud_input_chan_type = HDMI_AUD_CHAN_TYPE_5_1;
1546 break;
1547 case 8:
1548 hdmi_params.aud_input_chan_type = HDMI_AUD_CHAN_TYPE_7_1;
1549 break;
1550 default:
1551 dev_err(hdmi->dev, "channel[%d] not supported!\n", chan);
1552 return -EINVAL;
1553 }
1554
1555 switch (params->sample_rate) {
1556 case 32000:
1557 case 44100:
1558 case 48000:
1559 case 88200:
1560 case 96000:
1561 case 176400:
1562 case 192000:
1563 break;
1564 default:
1565 dev_err(hdmi->dev, "rate[%d] not supported!\n",
1566 params->sample_rate);
1567 return -EINVAL;
1568 }
1569
1570 switch (daifmt->fmt) {
1571 case HDMI_I2S:
1572 hdmi_params.aud_codec = HDMI_AUDIO_CODING_TYPE_PCM;
1573 hdmi_params.aud_sampe_size = HDMI_AUDIO_SAMPLE_SIZE_16;
1574 hdmi_params.aud_input_type = HDMI_AUD_INPUT_I2S;
1575 hdmi_params.aud_i2s_fmt = HDMI_I2S_MODE_I2S_24BIT;
1576 hdmi_params.aud_mclk = HDMI_AUD_MCLK_128FS;
1577 break;
1578 default:
1579 dev_err(hdmi->dev, "%s: Invalid DAI format %d\n", __func__,
1580 daifmt->fmt);
1581 return -EINVAL;
1582 }
1583
1584 memcpy(&hdmi_params.codec_params, params,
1585 sizeof(hdmi_params.codec_params));
1586
1587 mtk_hdmi_audio_set_param(hdmi, &hdmi_params);
1588
1589 return 0;
1590}
1591
1592static int mtk_hdmi_audio_startup(struct device *dev, void *data)
1593{
1594 struct mtk_hdmi *hdmi = dev_get_drvdata(dev);
1595
1596 dev_dbg(dev, "%s\n", __func__);
1597
1598 mtk_hdmi_audio_enable(hdmi);
1599
1600 return 0;
1601}
1602
1603static void mtk_hdmi_audio_shutdown(struct device *dev, void *data)
1604{
1605 struct mtk_hdmi *hdmi = dev_get_drvdata(dev);
1606
1607 dev_dbg(dev, "%s\n", __func__);
1608
1609 mtk_hdmi_audio_disable(hdmi);
1610}
1611
1612static int
1613mtk_hdmi_audio_digital_mute(struct device *dev, void *data, bool enable)
1614{
1615 struct mtk_hdmi *hdmi = dev_get_drvdata(dev);
1616
1617 dev_dbg(dev, "%s(%d)\n", __func__, enable);
1618
1619 if (enable)
1620 mtk_hdmi_hw_aud_mute(hdmi);
1621 else
1622 mtk_hdmi_hw_aud_unmute(hdmi);
1623
1624 return 0;
1625}
1626
1627static int mtk_hdmi_audio_get_eld(struct device *dev, void *data, uint8_t *buf, size_t len)
1628{
1629 struct mtk_hdmi *hdmi = dev_get_drvdata(dev);
1630
1631 dev_dbg(dev, "%s\n", __func__);
1632
1633 memcpy(buf, hdmi->conn.eld, min(sizeof(hdmi->conn.eld), len));
1634
1635 return 0;
1636}
1637
1638static const struct hdmi_codec_ops mtk_hdmi_audio_codec_ops = {
1639 .hw_params = mtk_hdmi_audio_hw_params,
1640 .audio_startup = mtk_hdmi_audio_startup,
1641 .audio_shutdown = mtk_hdmi_audio_shutdown,
1642 .digital_mute = mtk_hdmi_audio_digital_mute,
1643 .get_eld = mtk_hdmi_audio_get_eld,
1644};
1645
1646static void mtk_hdmi_register_audio_driver(struct device *dev)
1647{
1648 struct hdmi_codec_pdata codec_data = {
1649 .ops = &mtk_hdmi_audio_codec_ops,
1650 .max_i2s_channels = 2,
1651 .i2s = 1,
1652 };
1653 struct platform_device *pdev;
1654
1655 pdev = platform_device_register_data(dev, HDMI_CODEC_DRV_NAME,
1656 PLATFORM_DEVID_AUTO, &codec_data,
1657 sizeof(codec_data));
1658 if (IS_ERR(pdev))
1659 return;
1660
1661 DRM_INFO("%s driver bound to HDMI\n", HDMI_CODEC_DRV_NAME);
1662}
1663
1664static int mtk_drm_hdmi_probe(struct platform_device *pdev)
1665{
1666 struct mtk_hdmi *hdmi;
1667 struct device *dev = &pdev->dev;
1668 int ret;
1669
1670 hdmi = devm_kzalloc(dev, sizeof(*hdmi), GFP_KERNEL);
1671 if (!hdmi)
1672 return -ENOMEM;
1673
1674 hdmi->dev = dev;
1675
1676 ret = mtk_hdmi_dt_parse_pdata(hdmi, pdev);
1677 if (ret)
1678 return ret;
1679
1680 hdmi->phy = devm_phy_get(dev, "hdmi");
1681 if (IS_ERR(hdmi->phy)) {
1682 ret = PTR_ERR(hdmi->phy);
1683 dev_err(dev, "Failed to get HDMI PHY: %d\n", ret);
1684 return ret;
1685 }
1686
1687 platform_set_drvdata(pdev, hdmi);
1688
1689 ret = mtk_hdmi_output_init(hdmi);
1690 if (ret) {
1691 dev_err(dev, "Failed to initialize hdmi output\n");
1692 return ret;
1693 }
1694
1695 mtk_hdmi_register_audio_driver(dev);
1696
1697 hdmi->bridge.funcs = &mtk_hdmi_bridge_funcs;
1698 hdmi->bridge.of_node = pdev->dev.of_node;
1699 drm_bridge_add(&hdmi->bridge);
1700
1701 ret = mtk_hdmi_clk_enable_audio(hdmi);
1702 if (ret) {
1703 dev_err(dev, "Failed to enable audio clocks: %d\n", ret);
1704 goto err_bridge_remove;
1705 }
1706
1707 dev_dbg(dev, "mediatek hdmi probe success\n");
1708 return 0;
1709
1710err_bridge_remove:
1711 drm_bridge_remove(&hdmi->bridge);
1712 return ret;
1713}
1714
1715static int mtk_drm_hdmi_remove(struct platform_device *pdev)
1716{
1717 struct mtk_hdmi *hdmi = platform_get_drvdata(pdev);
1718
1719 drm_bridge_remove(&hdmi->bridge);
1720 mtk_hdmi_clk_disable_audio(hdmi);
1721 return 0;
1722}
1723
1724#ifdef CONFIG_PM_SLEEP
1725static int mtk_hdmi_suspend(struct device *dev)
1726{
1727 struct mtk_hdmi *hdmi = dev_get_drvdata(dev);
1728
1729 mtk_hdmi_clk_disable_audio(hdmi);
1730 dev_dbg(dev, "hdmi suspend success!\n");
1731 return 0;
1732}
1733
1734static int mtk_hdmi_resume(struct device *dev)
1735{
1736 struct mtk_hdmi *hdmi = dev_get_drvdata(dev);
1737 int ret = 0;
1738
1739 ret = mtk_hdmi_clk_enable_audio(hdmi);
1740 if (ret) {
1741 dev_err(dev, "hdmi resume failed!\n");
1742 return ret;
1743 }
1744
1745 dev_dbg(dev, "hdmi resume success!\n");
1746 return 0;
1747}
1748#endif
1749static SIMPLE_DEV_PM_OPS(mtk_hdmi_pm_ops,
1750 mtk_hdmi_suspend, mtk_hdmi_resume);
1751
1752static const struct of_device_id mtk_drm_hdmi_of_ids[] = {
1753 { .compatible = "mediatek,mt8173-hdmi", },
1754 {}
1755};
1756
1757static struct platform_driver mtk_hdmi_driver = {
1758 .probe = mtk_drm_hdmi_probe,
1759 .remove = mtk_drm_hdmi_remove,
1760 .driver = {
1761 .name = "mediatek-drm-hdmi",
1762 .of_match_table = mtk_drm_hdmi_of_ids,
1763 .pm = &mtk_hdmi_pm_ops,
1764 },
1765};
1766
1767static struct platform_driver * const mtk_hdmi_drivers[] = {
1768 &mtk_hdmi_phy_driver,
1769 &mtk_hdmi_ddc_driver,
1770 &mtk_cec_driver,
1771 &mtk_hdmi_driver,
1772};
1773
1774static int __init mtk_hdmitx_init(void)
1775{
1776 return platform_register_drivers(mtk_hdmi_drivers,
1777 ARRAY_SIZE(mtk_hdmi_drivers));
1778}
1779
1780static void __exit mtk_hdmitx_exit(void)
1781{
1782 platform_unregister_drivers(mtk_hdmi_drivers,
1783 ARRAY_SIZE(mtk_hdmi_drivers));
1784}
1785
1786module_init(mtk_hdmitx_init);
1787module_exit(mtk_hdmitx_exit);
1788
1789MODULE_AUTHOR("Jie Qiu <jie.qiu@mediatek.com>");
1790MODULE_DESCRIPTION("MediaTek HDMI Driver");
1791MODULE_LICENSE("GPL v2");