Loading...
1/*
2 * Copyright 2013 Maxime Ripard
3 *
4 * Maxime Ripard <maxime.ripard@free-electrons.com>
5 *
6 * This file is dual-licensed: you can use it either under the terms
7 * of the GPL or the X11 license, at your option. Note that this dual
8 * licensing only applies to this file, and not this project as a
9 * whole.
10 *
11 * a) This file is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of the
14 * License, or (at your option) any later version.
15 *
16 * This file is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * Or, alternatively,
22 *
23 * b) Permission is hereby granted, free of charge, to any person
24 * obtaining a copy of this software and associated documentation
25 * files (the "Software"), to deal in the Software without
26 * restriction, including without limitation the rights to use,
27 * copy, modify, merge, publish, distribute, sublicense, and/or
28 * sell copies of the Software, and to permit persons to whom the
29 * Software is furnished to do so, subject to the following
30 * conditions:
31 *
32 * The above copyright notice and this permission notice shall be
33 * included in all copies or substantial portions of the Software.
34 *
35 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
36 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
37 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
38 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
39 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
40 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
41 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
42 * OTHER DEALINGS IN THE SOFTWARE.
43 */
44
45#include <dt-bindings/interrupt-controller/arm-gic.h>
46#include <dt-bindings/thermal/thermal.h>
47#include <dt-bindings/dma/sun4i-a10.h>
48#include <dt-bindings/clock/sun7i-a20-ccu.h>
49#include <dt-bindings/reset/sun4i-a10-ccu.h>
50
51/ {
52 interrupt-parent = <&gic>;
53 #address-cells = <1>;
54 #size-cells = <1>;
55
56 aliases {
57 ethernet0 = &gmac;
58 };
59
60 chosen {
61 #address-cells = <1>;
62 #size-cells = <1>;
63 ranges;
64
65 framebuffer-lcd0-hdmi {
66 compatible = "allwinner,simple-framebuffer",
67 "simple-framebuffer";
68 allwinner,pipeline = "de_be0-lcd0-hdmi";
69 clocks = <&ccu CLK_AHB_LCD0>, <&ccu CLK_AHB_HDMI0>,
70 <&ccu CLK_AHB_DE_BE0>, <&ccu CLK_DE_BE0>,
71 <&ccu CLK_TCON0_CH1>, <&ccu CLK_DRAM_DE_BE0>,
72 <&ccu CLK_HDMI>;
73 status = "disabled";
74 };
75
76 framebuffer-lcd0 {
77 compatible = "allwinner,simple-framebuffer",
78 "simple-framebuffer";
79 allwinner,pipeline = "de_be0-lcd0";
80 clocks = <&ccu CLK_AHB_LCD0>, <&ccu CLK_AHB_DE_BE0>,
81 <&ccu CLK_DE_BE0>, <&ccu CLK_TCON0_CH0>,
82 <&ccu CLK_DRAM_DE_BE0>;
83 status = "disabled";
84 };
85
86 framebuffer-lcd0-tve0 {
87 compatible = "allwinner,simple-framebuffer",
88 "simple-framebuffer";
89 allwinner,pipeline = "de_be0-lcd0-tve0";
90 clocks = <&ccu CLK_AHB_TVE0>, <&ccu CLK_AHB_LCD0>,
91 <&ccu CLK_AHB_DE_BE0>,
92 <&ccu CLK_DE_BE0>, <&ccu CLK_TCON0_CH1>,
93 <&ccu CLK_DRAM_TVE0>, <&ccu CLK_DRAM_DE_BE0>;
94 status = "disabled";
95 };
96 };
97
98 cpus {
99 #address-cells = <1>;
100 #size-cells = <0>;
101
102 cpu0: cpu@0 {
103 compatible = "arm,cortex-a7";
104 device_type = "cpu";
105 reg = <0>;
106 clocks = <&ccu CLK_CPU>;
107 clock-latency = <244144>; /* 8 32k periods */
108 operating-points = <
109 /* kHz uV */
110 960000 1400000
111 912000 1400000
112 864000 1300000
113 720000 1200000
114 528000 1100000
115 312000 1000000
116 144000 1000000
117 >;
118 #cooling-cells = <2>;
119 };
120
121 cpu1: cpu@1 {
122 compatible = "arm,cortex-a7";
123 device_type = "cpu";
124 reg = <1>;
125 clocks = <&ccu CLK_CPU>;
126 clock-latency = <244144>; /* 8 32k periods */
127 operating-points = <
128 /* kHz uV */
129 960000 1400000
130 912000 1400000
131 864000 1300000
132 720000 1200000
133 528000 1100000
134 312000 1000000
135 144000 1000000
136 >;
137 #cooling-cells = <2>;
138 };
139 };
140
141 thermal-zones {
142 cpu_thermal {
143 /* milliseconds */
144 polling-delay-passive = <250>;
145 polling-delay = <1000>;
146 thermal-sensors = <&rtp>;
147
148 cooling-maps {
149 map0 {
150 trip = <&cpu_alert0>;
151 cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
152 <&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
153 };
154 };
155
156 trips {
157 cpu_alert0: cpu_alert0 {
158 /* milliCelsius */
159 temperature = <75000>;
160 hysteresis = <2000>;
161 type = "passive";
162 };
163
164 cpu_crit: cpu_crit {
165 /* milliCelsius */
166 temperature = <100000>;
167 hysteresis = <2000>;
168 type = "critical";
169 };
170 };
171 };
172 };
173
174 reserved-memory {
175 #address-cells = <1>;
176 #size-cells = <1>;
177 ranges;
178
179 /* Address must be kept in the lower 256 MiBs of DRAM for VE. */
180 default-pool {
181 compatible = "shared-dma-pool";
182 size = <0x6000000>;
183 alloc-ranges = <0x4a000000 0x6000000>;
184 reusable;
185 linux,cma-default;
186 };
187 };
188
189 timer {
190 compatible = "arm,armv7-timer";
191 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
192 <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
193 <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
194 <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
195 };
196
197 pmu {
198 compatible = "arm,cortex-a7-pmu";
199 interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
200 <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
201 };
202
203 clocks {
204 #address-cells = <1>;
205 #size-cells = <1>;
206 ranges;
207
208 osc24M: clk-24M {
209 #clock-cells = <0>;
210 compatible = "fixed-clock";
211 clock-frequency = <24000000>;
212 clock-output-names = "osc24M";
213 };
214
215 osc32k: clk-32k {
216 #clock-cells = <0>;
217 compatible = "fixed-clock";
218 clock-frequency = <32768>;
219 clock-output-names = "osc32k";
220 };
221
222 /*
223 * The following two are dummy clocks, placeholders
224 * used in the gmac_tx clock. The gmac driver will
225 * choose one parent depending on the PHY interface
226 * mode, using clk_set_rate auto-reparenting.
227 *
228 * The actual TX clock rate is not controlled by the
229 * gmac_tx clock.
230 */
231 mii_phy_tx_clk: clk-mii-phy-tx {
232 #clock-cells = <0>;
233 compatible = "fixed-clock";
234 clock-frequency = <25000000>;
235 clock-output-names = "mii_phy_tx";
236 };
237
238 gmac_int_tx_clk: clk-gmac-int-tx {
239 #clock-cells = <0>;
240 compatible = "fixed-clock";
241 clock-frequency = <125000000>;
242 clock-output-names = "gmac_int_tx";
243 };
244
245 gmac_tx_clk: clk@1c20164 {
246 #clock-cells = <0>;
247 compatible = "allwinner,sun7i-a20-gmac-clk";
248 reg = <0x01c20164 0x4>;
249 clocks = <&mii_phy_tx_clk>, <&gmac_int_tx_clk>;
250 clock-output-names = "gmac_tx";
251 };
252 };
253
254
255 de: display-engine {
256 compatible = "allwinner,sun7i-a20-display-engine";
257 allwinner,pipelines = <&fe0>, <&fe1>;
258 status = "disabled";
259 };
260
261 soc {
262 compatible = "simple-bus";
263 #address-cells = <1>;
264 #size-cells = <1>;
265 ranges;
266
267 system-control@1c00000 {
268 compatible = "allwinner,sun7i-a20-system-control",
269 "allwinner,sun4i-a10-system-control";
270 reg = <0x01c00000 0x30>;
271 #address-cells = <1>;
272 #size-cells = <1>;
273 ranges;
274
275 sram_a: sram@0 {
276 compatible = "mmio-sram";
277 reg = <0x00000000 0xc000>;
278 #address-cells = <1>;
279 #size-cells = <1>;
280 ranges = <0 0x00000000 0xc000>;
281
282 emac_sram: sram-section@8000 {
283 compatible = "allwinner,sun7i-a20-sram-a3-a4",
284 "allwinner,sun4i-a10-sram-a3-a4";
285 reg = <0x8000 0x4000>;
286 status = "disabled";
287 };
288 };
289
290 sram_d: sram@10000 {
291 compatible = "mmio-sram";
292 reg = <0x00010000 0x1000>;
293 #address-cells = <1>;
294 #size-cells = <1>;
295 ranges = <0 0x00010000 0x1000>;
296
297 otg_sram: sram-section@0 {
298 compatible = "allwinner,sun7i-a20-sram-d",
299 "allwinner,sun4i-a10-sram-d";
300 reg = <0x0000 0x1000>;
301 status = "disabled";
302 };
303 };
304
305 sram_c: sram@1d00000 {
306 compatible = "mmio-sram";
307 reg = <0x01d00000 0xd0000>;
308 #address-cells = <1>;
309 #size-cells = <1>;
310 ranges = <0 0x01d00000 0xd0000>;
311
312 ve_sram: sram-section@0 {
313 compatible = "allwinner,sun7i-a20-sram-c1",
314 "allwinner,sun4i-a10-sram-c1";
315 reg = <0x000000 0x80000>;
316 };
317 };
318 };
319
320 nmi_intc: interrupt-controller@1c00030 {
321 compatible = "allwinner,sun7i-a20-sc-nmi";
322 interrupt-controller;
323 #interrupt-cells = <2>;
324 reg = <0x01c00030 0x0c>;
325 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
326 };
327
328 dma: dma-controller@1c02000 {
329 compatible = "allwinner,sun4i-a10-dma";
330 reg = <0x01c02000 0x1000>;
331 interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
332 clocks = <&ccu CLK_AHB_DMA>;
333 #dma-cells = <2>;
334 };
335
336 nfc: nand-controller@1c03000 {
337 compatible = "allwinner,sun4i-a10-nand";
338 reg = <0x01c03000 0x1000>;
339 interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
340 clocks = <&ccu CLK_AHB_NAND>, <&ccu CLK_NAND>;
341 clock-names = "ahb", "mod";
342 dmas = <&dma SUN4I_DMA_DEDICATED 3>;
343 dma-names = "rxtx";
344 status = "disabled";
345 #address-cells = <1>;
346 #size-cells = <0>;
347 };
348
349 spi0: spi@1c05000 {
350 compatible = "allwinner,sun4i-a10-spi";
351 reg = <0x01c05000 0x1000>;
352 interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
353 clocks = <&ccu CLK_AHB_SPI0>, <&ccu CLK_SPI0>;
354 clock-names = "ahb", "mod";
355 dmas = <&dma SUN4I_DMA_DEDICATED 27>,
356 <&dma SUN4I_DMA_DEDICATED 26>;
357 dma-names = "rx", "tx";
358 status = "disabled";
359 #address-cells = <1>;
360 #size-cells = <0>;
361 num-cs = <4>;
362 };
363
364 spi1: spi@1c06000 {
365 compatible = "allwinner,sun4i-a10-spi";
366 reg = <0x01c06000 0x1000>;
367 interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
368 clocks = <&ccu CLK_AHB_SPI1>, <&ccu CLK_SPI1>;
369 clock-names = "ahb", "mod";
370 dmas = <&dma SUN4I_DMA_DEDICATED 9>,
371 <&dma SUN4I_DMA_DEDICATED 8>;
372 dma-names = "rx", "tx";
373 status = "disabled";
374 #address-cells = <1>;
375 #size-cells = <0>;
376 num-cs = <1>;
377 };
378
379 csi0: csi@1c09000 {
380 compatible = "allwinner,sun7i-a20-csi0";
381 reg = <0x01c09000 0x1000>;
382 interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
383 clocks = <&ccu CLK_AHB_CSI0>, <&ccu CLK_CSI_SCLK>, <&ccu CLK_DRAM_CSI0>;
384 clock-names = "bus", "isp", "ram";
385 resets = <&ccu RST_CSI0>;
386 status = "disabled";
387 };
388
389 emac: ethernet@1c0b000 {
390 compatible = "allwinner,sun4i-a10-emac";
391 reg = <0x01c0b000 0x1000>;
392 interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
393 clocks = <&ccu CLK_AHB_EMAC>;
394 allwinner,sram = <&emac_sram 1>;
395 status = "disabled";
396 };
397
398 mdio: mdio@1c0b080 {
399 compatible = "allwinner,sun4i-a10-mdio";
400 reg = <0x01c0b080 0x14>;
401 status = "disabled";
402 #address-cells = <1>;
403 #size-cells = <0>;
404 };
405
406 tcon0: lcd-controller@1c0c000 {
407 compatible = "allwinner,sun7i-a20-tcon";
408 reg = <0x01c0c000 0x1000>;
409 interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
410 resets = <&ccu RST_TCON0>;
411 reset-names = "lcd";
412 clocks = <&ccu CLK_AHB_LCD0>,
413 <&ccu CLK_TCON0_CH0>,
414 <&ccu CLK_TCON0_CH1>;
415 clock-names = "ahb",
416 "tcon-ch0",
417 "tcon-ch1";
418 clock-output-names = "tcon0-pixel-clock";
419 #clock-cells = <0>;
420 dmas = <&dma SUN4I_DMA_DEDICATED 14>;
421
422 ports {
423 #address-cells = <1>;
424 #size-cells = <0>;
425
426 tcon0_in: port@0 {
427 #address-cells = <1>;
428 #size-cells = <0>;
429 reg = <0>;
430
431 tcon0_in_be0: endpoint@0 {
432 reg = <0>;
433 remote-endpoint = <&be0_out_tcon0>;
434 };
435
436 tcon0_in_be1: endpoint@1 {
437 reg = <1>;
438 remote-endpoint = <&be1_out_tcon0>;
439 };
440 };
441
442 tcon0_out: port@1 {
443 #address-cells = <1>;
444 #size-cells = <0>;
445 reg = <1>;
446
447 tcon0_out_hdmi: endpoint@1 {
448 reg = <1>;
449 remote-endpoint = <&hdmi_in_tcon0>;
450 allwinner,tcon-channel = <1>;
451 };
452 };
453 };
454 };
455
456 tcon1: lcd-controller@1c0d000 {
457 compatible = "allwinner,sun7i-a20-tcon";
458 reg = <0x01c0d000 0x1000>;
459 interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
460 resets = <&ccu RST_TCON1>;
461 reset-names = "lcd";
462 clocks = <&ccu CLK_AHB_LCD1>,
463 <&ccu CLK_TCON1_CH0>,
464 <&ccu CLK_TCON1_CH1>;
465 clock-names = "ahb",
466 "tcon-ch0",
467 "tcon-ch1";
468 clock-output-names = "tcon1-pixel-clock";
469 #clock-cells = <0>;
470 dmas = <&dma SUN4I_DMA_DEDICATED 15>;
471
472 ports {
473 #address-cells = <1>;
474 #size-cells = <0>;
475
476 tcon1_in: port@0 {
477 #address-cells = <1>;
478 #size-cells = <0>;
479 reg = <0>;
480
481 tcon1_in_be0: endpoint@0 {
482 reg = <0>;
483 remote-endpoint = <&be0_out_tcon1>;
484 };
485
486 tcon1_in_be1: endpoint@1 {
487 reg = <1>;
488 remote-endpoint = <&be1_out_tcon1>;
489 };
490 };
491
492 tcon1_out: port@1 {
493 #address-cells = <1>;
494 #size-cells = <0>;
495 reg = <1>;
496
497 tcon1_out_hdmi: endpoint@1 {
498 reg = <1>;
499 remote-endpoint = <&hdmi_in_tcon1>;
500 allwinner,tcon-channel = <1>;
501 };
502 };
503 };
504 };
505
506 video-codec@1c0e000 {
507 compatible = "allwinner,sun7i-a20-video-engine";
508 reg = <0x01c0e000 0x1000>;
509 clocks = <&ccu CLK_AHB_VE>, <&ccu CLK_VE>,
510 <&ccu CLK_DRAM_VE>;
511 clock-names = "ahb", "mod", "ram";
512 resets = <&ccu RST_VE>;
513 interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
514 allwinner,sram = <&ve_sram 1>;
515 };
516
517 mmc0: mmc@1c0f000 {
518 compatible = "allwinner,sun7i-a20-mmc";
519 reg = <0x01c0f000 0x1000>;
520 clocks = <&ccu CLK_AHB_MMC0>,
521 <&ccu CLK_MMC0>,
522 <&ccu CLK_MMC0_OUTPUT>,
523 <&ccu CLK_MMC0_SAMPLE>;
524 clock-names = "ahb",
525 "mmc",
526 "output",
527 "sample";
528 interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
529 pinctrl-names = "default";
530 pinctrl-0 = <&mmc0_pins>;
531 status = "disabled";
532 #address-cells = <1>;
533 #size-cells = <0>;
534 };
535
536 mmc1: mmc@1c10000 {
537 compatible = "allwinner,sun7i-a20-mmc";
538 reg = <0x01c10000 0x1000>;
539 clocks = <&ccu CLK_AHB_MMC1>,
540 <&ccu CLK_MMC1>,
541 <&ccu CLK_MMC1_OUTPUT>,
542 <&ccu CLK_MMC1_SAMPLE>;
543 clock-names = "ahb",
544 "mmc",
545 "output",
546 "sample";
547 interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
548 status = "disabled";
549 #address-cells = <1>;
550 #size-cells = <0>;
551 };
552
553 mmc2: mmc@1c11000 {
554 compatible = "allwinner,sun7i-a20-mmc";
555 reg = <0x01c11000 0x1000>;
556 clocks = <&ccu CLK_AHB_MMC2>,
557 <&ccu CLK_MMC2>,
558 <&ccu CLK_MMC2_OUTPUT>,
559 <&ccu CLK_MMC2_SAMPLE>;
560 clock-names = "ahb",
561 "mmc",
562 "output",
563 "sample";
564 interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
565 pinctrl-names = "default";
566 pinctrl-0 = <&mmc2_pins>;
567 status = "disabled";
568 #address-cells = <1>;
569 #size-cells = <0>;
570 };
571
572 mmc3: mmc@1c12000 {
573 compatible = "allwinner,sun7i-a20-mmc";
574 reg = <0x01c12000 0x1000>;
575 clocks = <&ccu CLK_AHB_MMC3>,
576 <&ccu CLK_MMC3>,
577 <&ccu CLK_MMC3_OUTPUT>,
578 <&ccu CLK_MMC3_SAMPLE>;
579 clock-names = "ahb",
580 "mmc",
581 "output",
582 "sample";
583 interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
584 pinctrl-names = "default";
585 pinctrl-0 = <&mmc3_pins>;
586 status = "disabled";
587 #address-cells = <1>;
588 #size-cells = <0>;
589 };
590
591 usb_otg: usb@1c13000 {
592 compatible = "allwinner,sun4i-a10-musb";
593 reg = <0x01c13000 0x0400>;
594 clocks = <&ccu CLK_AHB_OTG>;
595 interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
596 interrupt-names = "mc";
597 phys = <&usbphy 0>;
598 phy-names = "usb";
599 extcon = <&usbphy 0>;
600 allwinner,sram = <&otg_sram 1>;
601 dr_mode = "otg";
602 status = "disabled";
603 };
604
605 usbphy: phy@1c13400 {
606 #phy-cells = <1>;
607 compatible = "allwinner,sun7i-a20-usb-phy";
608 reg = <0x01c13400 0x10>, <0x01c14800 0x4>, <0x01c1c800 0x4>;
609 reg-names = "phy_ctrl", "pmu1", "pmu2";
610 clocks = <&ccu CLK_USB_PHY>;
611 clock-names = "usb_phy";
612 resets = <&ccu RST_USB_PHY0>,
613 <&ccu RST_USB_PHY1>,
614 <&ccu RST_USB_PHY2>;
615 reset-names = "usb0_reset", "usb1_reset", "usb2_reset";
616 status = "disabled";
617 };
618
619 ehci0: usb@1c14000 {
620 compatible = "allwinner,sun7i-a20-ehci", "generic-ehci";
621 reg = <0x01c14000 0x100>;
622 interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
623 clocks = <&ccu CLK_AHB_EHCI0>;
624 phys = <&usbphy 1>;
625 phy-names = "usb";
626 status = "disabled";
627 };
628
629 ohci0: usb@1c14400 {
630 compatible = "allwinner,sun7i-a20-ohci", "generic-ohci";
631 reg = <0x01c14400 0x100>;
632 interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
633 clocks = <&ccu CLK_USB_OHCI0>, <&ccu CLK_AHB_OHCI0>;
634 phys = <&usbphy 1>;
635 phy-names = "usb";
636 status = "disabled";
637 };
638
639 crypto: crypto-engine@1c15000 {
640 compatible = "allwinner,sun7i-a20-crypto",
641 "allwinner,sun4i-a10-crypto";
642 reg = <0x01c15000 0x1000>;
643 interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
644 clocks = <&ccu CLK_AHB_SS>, <&ccu CLK_SS>;
645 clock-names = "ahb", "mod";
646 };
647
648 hdmi: hdmi@1c16000 {
649 compatible = "allwinner,sun7i-a20-hdmi",
650 "allwinner,sun5i-a10s-hdmi";
651 reg = <0x01c16000 0x1000>;
652 interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
653 clocks = <&ccu CLK_AHB_HDMI0>, <&ccu CLK_HDMI>,
654 <&ccu CLK_PLL_VIDEO0_2X>,
655 <&ccu CLK_PLL_VIDEO1_2X>;
656 clock-names = "ahb", "mod", "pll-0", "pll-1";
657 dmas = <&dma SUN4I_DMA_NORMAL 16>,
658 <&dma SUN4I_DMA_NORMAL 16>,
659 <&dma SUN4I_DMA_DEDICATED 24>;
660 dma-names = "ddc-tx", "ddc-rx", "audio-tx";
661 status = "disabled";
662
663 ports {
664 #address-cells = <1>;
665 #size-cells = <0>;
666
667 hdmi_in: port@0 {
668 #address-cells = <1>;
669 #size-cells = <0>;
670 reg = <0>;
671
672 hdmi_in_tcon0: endpoint@0 {
673 reg = <0>;
674 remote-endpoint = <&tcon0_out_hdmi>;
675 };
676
677 hdmi_in_tcon1: endpoint@1 {
678 reg = <1>;
679 remote-endpoint = <&tcon1_out_hdmi>;
680 };
681 };
682
683 hdmi_out: port@1 {
684 reg = <1>;
685 };
686 };
687 };
688
689 spi2: spi@1c17000 {
690 compatible = "allwinner,sun4i-a10-spi";
691 reg = <0x01c17000 0x1000>;
692 interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
693 clocks = <&ccu CLK_AHB_SPI2>, <&ccu CLK_SPI2>;
694 clock-names = "ahb", "mod";
695 dmas = <&dma SUN4I_DMA_DEDICATED 29>,
696 <&dma SUN4I_DMA_DEDICATED 28>;
697 dma-names = "rx", "tx";
698 status = "disabled";
699 #address-cells = <1>;
700 #size-cells = <0>;
701 num-cs = <1>;
702 };
703
704 ahci: sata@1c18000 {
705 compatible = "allwinner,sun4i-a10-ahci";
706 reg = <0x01c18000 0x1000>;
707 interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
708 clocks = <&ccu CLK_AHB_SATA>, <&ccu CLK_SATA>;
709 status = "disabled";
710 };
711
712 ehci1: usb@1c1c000 {
713 compatible = "allwinner,sun7i-a20-ehci", "generic-ehci";
714 reg = <0x01c1c000 0x100>;
715 interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
716 clocks = <&ccu CLK_AHB_EHCI1>;
717 phys = <&usbphy 2>;
718 phy-names = "usb";
719 status = "disabled";
720 };
721
722 ohci1: usb@1c1c400 {
723 compatible = "allwinner,sun7i-a20-ohci", "generic-ohci";
724 reg = <0x01c1c400 0x100>;
725 interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
726 clocks = <&ccu CLK_USB_OHCI1>, <&ccu CLK_AHB_OHCI1>;
727 phys = <&usbphy 2>;
728 phy-names = "usb";
729 status = "disabled";
730 };
731
732 spi3: spi@1c1f000 {
733 compatible = "allwinner,sun4i-a10-spi";
734 reg = <0x01c1f000 0x1000>;
735 interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
736 clocks = <&ccu CLK_AHB_SPI3>, <&ccu CLK_SPI3>;
737 clock-names = "ahb", "mod";
738 dmas = <&dma SUN4I_DMA_DEDICATED 31>,
739 <&dma SUN4I_DMA_DEDICATED 30>;
740 dma-names = "rx", "tx";
741 status = "disabled";
742 #address-cells = <1>;
743 #size-cells = <0>;
744 num-cs = <1>;
745 };
746
747 ccu: clock@1c20000 {
748 compatible = "allwinner,sun7i-a20-ccu";
749 reg = <0x01c20000 0x400>;
750 clocks = <&osc24M>, <&osc32k>;
751 clock-names = "hosc", "losc";
752 #clock-cells = <1>;
753 #reset-cells = <1>;
754 };
755
756 pio: pinctrl@1c20800 {
757 compatible = "allwinner,sun7i-a20-pinctrl";
758 reg = <0x01c20800 0x400>;
759 interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
760 clocks = <&ccu CLK_APB0_PIO>, <&osc24M>, <&osc32k>;
761 clock-names = "apb", "hosc", "losc";
762 gpio-controller;
763 interrupt-controller;
764 #interrupt-cells = <3>;
765 #gpio-cells = <3>;
766
767 /omit-if-no-ref/
768 can_pa_pins: can-pa-pins {
769 pins = "PA16", "PA17";
770 function = "can";
771 };
772
773 /omit-if-no-ref/
774 can_ph_pins: can-ph-pins {
775 pins = "PH20", "PH21";
776 function = "can";
777 };
778
779 /omit-if-no-ref/
780 clk_out_a_pin: clk-out-a-pin {
781 pins = "PI12";
782 function = "clk_out_a";
783 };
784
785 /omit-if-no-ref/
786 clk_out_b_pin: clk-out-b-pin {
787 pins = "PI13";
788 function = "clk_out_b";
789 };
790
791 /omit-if-no-ref/
792 csi0_8bits_pins: csi-8bits-pins {
793 pins = "PE0", "PE2", "PE3", "PE4", "PE5",
794 "PE6", "PE7", "PE8", "PE9", "PE10",
795 "PE11";
796 function = "csi0";
797 };
798
799 /omit-if-no-ref/
800 csi0_clk_pin: csi-clk-pin {
801 pins = "PE1";
802 function = "csi0";
803 };
804
805 /omit-if-no-ref/
806 emac_pa_pins: emac-pa-pins {
807 pins = "PA0", "PA1", "PA2",
808 "PA3", "PA4", "PA5", "PA6",
809 "PA7", "PA8", "PA9", "PA10",
810 "PA11", "PA12", "PA13", "PA14",
811 "PA15", "PA16";
812 function = "emac";
813 };
814
815 /omit-if-no-ref/
816 emac_ph_pins: emac-ph-pins {
817 pins = "PH8", "PH9", "PH10", "PH11",
818 "PH14", "PH15", "PH16", "PH17",
819 "PH18", "PH19", "PH20", "PH21",
820 "PH22", "PH23", "PH24", "PH25",
821 "PH26";
822 function = "emac";
823 };
824
825 /omit-if-no-ref/
826 gmac_mii_pins: gmac-mii-pins {
827 pins = "PA0", "PA1", "PA2",
828 "PA3", "PA4", "PA5", "PA6",
829 "PA7", "PA8", "PA9", "PA10",
830 "PA11", "PA12", "PA13", "PA14",
831 "PA15", "PA16";
832 function = "gmac";
833 };
834
835 /omit-if-no-ref/
836 gmac_rgmii_pins: gmac-rgmii-pins {
837 pins = "PA0", "PA1", "PA2",
838 "PA3", "PA4", "PA5", "PA6",
839 "PA7", "PA8", "PA10",
840 "PA11", "PA12", "PA13",
841 "PA15", "PA16";
842 function = "gmac";
843 /*
844 * data lines in RGMII mode use DDR mode
845 * and need a higher signal drive strength
846 */
847 drive-strength = <40>;
848 };
849
850 /omit-if-no-ref/
851 i2c0_pins: i2c0-pins {
852 pins = "PB0", "PB1";
853 function = "i2c0";
854 };
855
856 /omit-if-no-ref/
857 i2c1_pins: i2c1-pins {
858 pins = "PB18", "PB19";
859 function = "i2c1";
860 };
861
862 /omit-if-no-ref/
863 i2c2_pins: i2c2-pins {
864 pins = "PB20", "PB21";
865 function = "i2c2";
866 };
867
868 /omit-if-no-ref/
869 i2c3_pins: i2c3-pins {
870 pins = "PI0", "PI1";
871 function = "i2c3";
872 };
873
874 /omit-if-no-ref/
875 ir0_rx_pin: ir0-rx-pin {
876 pins = "PB4";
877 function = "ir0";
878 };
879
880 /omit-if-no-ref/
881 ir0_tx_pin: ir0-tx-pin {
882 pins = "PB3";
883 function = "ir0";
884 };
885
886 /omit-if-no-ref/
887 ir1_rx_pin: ir1-rx-pin {
888 pins = "PB23";
889 function = "ir1";
890 };
891
892 /omit-if-no-ref/
893 ir1_tx_pin: ir1-tx-pin {
894 pins = "PB22";
895 function = "ir1";
896 };
897
898 /omit-if-no-ref/
899 mmc0_pins: mmc0-pins {
900 pins = "PF0", "PF1", "PF2",
901 "PF3", "PF4", "PF5";
902 function = "mmc0";
903 drive-strength = <30>;
904 bias-pull-up;
905 };
906
907 /omit-if-no-ref/
908 mmc2_pins: mmc2-pins {
909 pins = "PC6", "PC7", "PC8",
910 "PC9", "PC10", "PC11";
911 function = "mmc2";
912 drive-strength = <30>;
913 bias-pull-up;
914 };
915
916 /omit-if-no-ref/
917 mmc3_pins: mmc3-pins {
918 pins = "PI4", "PI5", "PI6",
919 "PI7", "PI8", "PI9";
920 function = "mmc3";
921 drive-strength = <30>;
922 bias-pull-up;
923 };
924
925 /omit-if-no-ref/
926 ps2_0_pins: ps2-0-pins {
927 pins = "PI20", "PI21";
928 function = "ps2";
929 };
930
931 /omit-if-no-ref/
932 ps2_1_ph_pins: ps2-1-ph-pins {
933 pins = "PH12", "PH13";
934 function = "ps2";
935 };
936
937 /omit-if-no-ref/
938 pwm0_pin: pwm0-pin {
939 pins = "PB2";
940 function = "pwm";
941 };
942
943 /omit-if-no-ref/
944 pwm1_pin: pwm1-pin {
945 pins = "PI3";
946 function = "pwm";
947 };
948
949 /omit-if-no-ref/
950 spdif_tx_pin: spdif-tx-pin {
951 pins = "PB13";
952 function = "spdif";
953 bias-pull-up;
954 };
955
956 /omit-if-no-ref/
957 spi0_pi_pins: spi0-pi-pins {
958 pins = "PI11", "PI12", "PI13";
959 function = "spi0";
960 };
961
962 /omit-if-no-ref/
963 spi0_cs0_pi_pin: spi0-cs0-pi-pin {
964 pins = "PI10";
965 function = "spi0";
966 };
967
968 /omit-if-no-ref/
969 spi0_cs1_pi_pin: spi0-cs1-pi-pin {
970 pins = "PI14";
971 function = "spi0";
972 };
973
974 /omit-if-no-ref/
975 spi1_pi_pins: spi1-pi-pins {
976 pins = "PI17", "PI18", "PI19";
977 function = "spi1";
978 };
979
980 /omit-if-no-ref/
981 spi1_cs0_pi_pin: spi1-cs0-pi-pin {
982 pins = "PI16";
983 function = "spi1";
984 };
985
986 /omit-if-no-ref/
987 spi2_pb_pins: spi2-pb-pins {
988 pins = "PB15", "PB16", "PB17";
989 function = "spi2";
990 };
991
992 /omit-if-no-ref/
993 spi2_cs0_pb_pin: spi2-cs0-pb-pin {
994 pins = "PB14";
995 function = "spi2";
996 };
997
998 /omit-if-no-ref/
999 spi2_pc_pins: spi2-pc-pins {
1000 pins = "PC20", "PC21", "PC22";
1001 function = "spi2";
1002 };
1003
1004 /omit-if-no-ref/
1005 spi2_cs0_pc_pin: spi2-cs0-pc-pin {
1006 pins = "PC19";
1007 function = "spi2";
1008 };
1009
1010 /omit-if-no-ref/
1011 uart0_pb_pins: uart0-pb-pins {
1012 pins = "PB22", "PB23";
1013 function = "uart0";
1014 };
1015
1016 /omit-if-no-ref/
1017 uart0_pf_pins: uart0-pf-pins {
1018 pins = "PF2", "PF4";
1019 function = "uart0";
1020 };
1021
1022 /omit-if-no-ref/
1023 uart1_pa_pins: uart1-pa-pins {
1024 pins = "PA10", "PA11";
1025 function = "uart1";
1026 };
1027
1028 /omit-if-no-ref/
1029 uart1_cts_rts_pa_pins: uart1-cts-rts-pa-pins {
1030 pins = "PA12", "PA13";
1031 function = "uart1";
1032 };
1033
1034 /omit-if-no-ref/
1035 uart2_pa_pins: uart2-pa-pins {
1036 pins = "PA2", "PA3";
1037 function = "uart2";
1038 };
1039
1040 /omit-if-no-ref/
1041 uart2_cts_rts_pa_pins: uart2-cts-rts-pa-pins {
1042 pins = "PA0", "PA1";
1043 function = "uart2";
1044 };
1045
1046 /omit-if-no-ref/
1047 uart2_pi_pins: uart2-pi-pins {
1048 pins = "PI18", "PI19";
1049 function = "uart2";
1050 };
1051
1052 /omit-if-no-ref/
1053 uart2_cts_rts_pi_pins: uart2-cts-rts-pi-pins {
1054 pins = "PI16", "PI17";
1055 function = "uart2";
1056 };
1057
1058 /omit-if-no-ref/
1059 uart3_pg_pins: uart3-pg-pins {
1060 pins = "PG6", "PG7";
1061 function = "uart3";
1062 };
1063
1064 /omit-if-no-ref/
1065 uart3_cts_rts_pg_pins: uart3-cts-rts-pg-pins {
1066 pins = "PG8", "PG9";
1067 function = "uart3";
1068 };
1069
1070 /omit-if-no-ref/
1071 uart3_ph_pins: uart3-ph-pins {
1072 pins = "PH0", "PH1";
1073 function = "uart3";
1074 };
1075
1076 /omit-if-no-ref/
1077 uart3_cts_rts_ph_pins: uart3-cts-rts-ph-pins {
1078 pins = "PH2", "PH3";
1079 function = "uart3";
1080 };
1081
1082 /omit-if-no-ref/
1083 uart4_pg_pins: uart4-pg-pins {
1084 pins = "PG10", "PG11";
1085 function = "uart4";
1086 };
1087
1088 /omit-if-no-ref/
1089 uart4_ph_pins: uart4-ph-pins {
1090 pins = "PH4", "PH5";
1091 function = "uart4";
1092 };
1093
1094 /omit-if-no-ref/
1095 uart5_ph_pins: uart5-ph-pins {
1096 pins = "PH6", "PH7";
1097 function = "uart5";
1098 };
1099
1100 /omit-if-no-ref/
1101 uart5_pi_pins: uart5-pi-pins {
1102 pins = "PI10", "PI11";
1103 function = "uart5";
1104 };
1105
1106 /omit-if-no-ref/
1107 uart6_pa_pins: uart6-pa-pins {
1108 pins = "PA12", "PA13";
1109 function = "uart6";
1110 };
1111
1112 /omit-if-no-ref/
1113 uart6_pi_pins: uart6-pi-pins {
1114 pins = "PI12", "PI13";
1115 function = "uart6";
1116 };
1117
1118 /omit-if-no-ref/
1119 uart7_pa_pins: uart7-pa-pins {
1120 pins = "PA14", "PA15";
1121 function = "uart7";
1122 };
1123
1124 /omit-if-no-ref/
1125 uart7_pi_pins: uart7-pi-pins {
1126 pins = "PI20", "PI21";
1127 function = "uart7";
1128 };
1129 };
1130
1131 timer@1c20c00 {
1132 compatible = "allwinner,sun4i-a10-timer";
1133 reg = <0x01c20c00 0x90>;
1134 interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,
1135 <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>,
1136 <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>,
1137 <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>,
1138 <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,
1139 <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
1140 clocks = <&osc24M>;
1141 };
1142
1143 wdt: watchdog@1c20c90 {
1144 compatible = "allwinner,sun4i-a10-wdt";
1145 reg = <0x01c20c90 0x10>;
1146 interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
1147 clocks = <&osc24M>;
1148 };
1149
1150 rtc: rtc@1c20d00 {
1151 compatible = "allwinner,sun7i-a20-rtc";
1152 reg = <0x01c20d00 0x20>;
1153 interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
1154 };
1155
1156 pwm: pwm@1c20e00 {
1157 compatible = "allwinner,sun7i-a20-pwm";
1158 reg = <0x01c20e00 0xc>;
1159 clocks = <&osc24M>;
1160 #pwm-cells = <3>;
1161 status = "disabled";
1162 };
1163
1164 spdif: spdif@1c21000 {
1165 #sound-dai-cells = <0>;
1166 compatible = "allwinner,sun4i-a10-spdif";
1167 reg = <0x01c21000 0x400>;
1168 interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
1169 clocks = <&ccu CLK_APB0_SPDIF>, <&ccu CLK_SPDIF>;
1170 clock-names = "apb", "spdif";
1171 dmas = <&dma SUN4I_DMA_NORMAL 2>,
1172 <&dma SUN4I_DMA_NORMAL 2>;
1173 dma-names = "rx", "tx";
1174 status = "disabled";
1175 };
1176
1177 ir0: ir@1c21800 {
1178 compatible = "allwinner,sun4i-a10-ir";
1179 clocks = <&ccu CLK_APB0_IR0>, <&ccu CLK_IR0>;
1180 clock-names = "apb", "ir";
1181 interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
1182 reg = <0x01c21800 0x40>;
1183 status = "disabled";
1184 };
1185
1186 ir1: ir@1c21c00 {
1187 compatible = "allwinner,sun4i-a10-ir";
1188 clocks = <&ccu CLK_APB0_IR1>, <&ccu CLK_IR1>;
1189 clock-names = "apb", "ir";
1190 interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
1191 reg = <0x01c21c00 0x40>;
1192 status = "disabled";
1193 };
1194
1195 i2s1: i2s@1c22000 {
1196 #sound-dai-cells = <0>;
1197 compatible = "allwinner,sun4i-a10-i2s";
1198 reg = <0x01c22000 0x400>;
1199 interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
1200 clocks = <&ccu CLK_APB0_I2S1>, <&ccu CLK_I2S1>;
1201 clock-names = "apb", "mod";
1202 dmas = <&dma SUN4I_DMA_NORMAL 4>,
1203 <&dma SUN4I_DMA_NORMAL 4>;
1204 dma-names = "rx", "tx";
1205 status = "disabled";
1206 };
1207
1208 i2s0: i2s@1c22400 {
1209 #sound-dai-cells = <0>;
1210 compatible = "allwinner,sun4i-a10-i2s";
1211 reg = <0x01c22400 0x400>;
1212 interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
1213 clocks = <&ccu CLK_APB0_I2S0>, <&ccu CLK_I2S0>;
1214 clock-names = "apb", "mod";
1215 dmas = <&dma SUN4I_DMA_NORMAL 3>,
1216 <&dma SUN4I_DMA_NORMAL 3>;
1217 dma-names = "rx", "tx";
1218 status = "disabled";
1219 };
1220
1221 lradc: lradc@1c22800 {
1222 compatible = "allwinner,sun4i-a10-lradc-keys";
1223 reg = <0x01c22800 0x100>;
1224 interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
1225 status = "disabled";
1226 };
1227
1228 codec: codec@1c22c00 {
1229 #sound-dai-cells = <0>;
1230 compatible = "allwinner,sun7i-a20-codec";
1231 reg = <0x01c22c00 0x40>;
1232 interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
1233 clocks = <&ccu CLK_APB0_CODEC>, <&ccu CLK_CODEC>;
1234 clock-names = "apb", "codec";
1235 dmas = <&dma SUN4I_DMA_NORMAL 19>,
1236 <&dma SUN4I_DMA_NORMAL 19>;
1237 dma-names = "rx", "tx";
1238 status = "disabled";
1239 };
1240
1241 sid: eeprom@1c23800 {
1242 compatible = "allwinner,sun7i-a20-sid";
1243 reg = <0x01c23800 0x200>;
1244 };
1245
1246 i2s2: i2s@1c24400 {
1247 #sound-dai-cells = <0>;
1248 compatible = "allwinner,sun4i-a10-i2s";
1249 reg = <0x01c24400 0x400>;
1250 interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
1251 clocks = <&ccu CLK_APB0_I2S2>, <&ccu CLK_I2S2>;
1252 clock-names = "apb", "mod";
1253 dmas = <&dma SUN4I_DMA_NORMAL 6>,
1254 <&dma SUN4I_DMA_NORMAL 6>;
1255 dma-names = "rx", "tx";
1256 status = "disabled";
1257 };
1258
1259 rtp: rtp@1c25000 {
1260 compatible = "allwinner,sun5i-a13-ts";
1261 reg = <0x01c25000 0x100>;
1262 interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
1263 #thermal-sensor-cells = <0>;
1264 };
1265
1266 uart0: serial@1c28000 {
1267 compatible = "snps,dw-apb-uart";
1268 reg = <0x01c28000 0x400>;
1269 interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
1270 reg-shift = <2>;
1271 reg-io-width = <4>;
1272 clocks = <&ccu CLK_APB1_UART0>;
1273 status = "disabled";
1274 };
1275
1276 uart1: serial@1c28400 {
1277 compatible = "snps,dw-apb-uart";
1278 reg = <0x01c28400 0x400>;
1279 interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
1280 reg-shift = <2>;
1281 reg-io-width = <4>;
1282 clocks = <&ccu CLK_APB1_UART1>;
1283 status = "disabled";
1284 };
1285
1286 uart2: serial@1c28800 {
1287 compatible = "snps,dw-apb-uart";
1288 reg = <0x01c28800 0x400>;
1289 interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
1290 reg-shift = <2>;
1291 reg-io-width = <4>;
1292 clocks = <&ccu CLK_APB1_UART2>;
1293 status = "disabled";
1294 };
1295
1296 uart3: serial@1c28c00 {
1297 compatible = "snps,dw-apb-uart";
1298 reg = <0x01c28c00 0x400>;
1299 interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
1300 reg-shift = <2>;
1301 reg-io-width = <4>;
1302 clocks = <&ccu CLK_APB1_UART3>;
1303 status = "disabled";
1304 };
1305
1306 uart4: serial@1c29000 {
1307 compatible = "snps,dw-apb-uart";
1308 reg = <0x01c29000 0x400>;
1309 interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
1310 reg-shift = <2>;
1311 reg-io-width = <4>;
1312 clocks = <&ccu CLK_APB1_UART4>;
1313 status = "disabled";
1314 };
1315
1316 uart5: serial@1c29400 {
1317 compatible = "snps,dw-apb-uart";
1318 reg = <0x01c29400 0x400>;
1319 interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
1320 reg-shift = <2>;
1321 reg-io-width = <4>;
1322 clocks = <&ccu CLK_APB1_UART5>;
1323 status = "disabled";
1324 };
1325
1326 uart6: serial@1c29800 {
1327 compatible = "snps,dw-apb-uart";
1328 reg = <0x01c29800 0x400>;
1329 interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
1330 reg-shift = <2>;
1331 reg-io-width = <4>;
1332 clocks = <&ccu CLK_APB1_UART6>;
1333 status = "disabled";
1334 };
1335
1336 uart7: serial@1c29c00 {
1337 compatible = "snps,dw-apb-uart";
1338 reg = <0x01c29c00 0x400>;
1339 interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
1340 reg-shift = <2>;
1341 reg-io-width = <4>;
1342 clocks = <&ccu CLK_APB1_UART7>;
1343 status = "disabled";
1344 };
1345
1346 ps20: ps2@1c2a000 {
1347 compatible = "allwinner,sun4i-a10-ps2";
1348 reg = <0x01c2a000 0x400>;
1349 interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
1350 clocks = <&ccu CLK_APB1_PS20>;
1351 status = "disabled";
1352 };
1353
1354 ps21: ps2@1c2a400 {
1355 compatible = "allwinner,sun4i-a10-ps2";
1356 reg = <0x01c2a400 0x400>;
1357 interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
1358 clocks = <&ccu CLK_APB1_PS21>;
1359 status = "disabled";
1360 };
1361
1362 i2c0: i2c@1c2ac00 {
1363 compatible = "allwinner,sun7i-a20-i2c",
1364 "allwinner,sun4i-a10-i2c";
1365 reg = <0x01c2ac00 0x400>;
1366 interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
1367 clocks = <&ccu CLK_APB1_I2C0>;
1368 pinctrl-names = "default";
1369 pinctrl-0 = <&i2c0_pins>;
1370 status = "disabled";
1371 #address-cells = <1>;
1372 #size-cells = <0>;
1373 };
1374
1375 i2c1: i2c@1c2b000 {
1376 compatible = "allwinner,sun7i-a20-i2c",
1377 "allwinner,sun4i-a10-i2c";
1378 reg = <0x01c2b000 0x400>;
1379 interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
1380 clocks = <&ccu CLK_APB1_I2C1>;
1381 pinctrl-names = "default";
1382 pinctrl-0 = <&i2c1_pins>;
1383 status = "disabled";
1384 #address-cells = <1>;
1385 #size-cells = <0>;
1386 };
1387
1388 i2c2: i2c@1c2b400 {
1389 compatible = "allwinner,sun7i-a20-i2c",
1390 "allwinner,sun4i-a10-i2c";
1391 reg = <0x01c2b400 0x400>;
1392 interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
1393 clocks = <&ccu CLK_APB1_I2C2>;
1394 pinctrl-names = "default";
1395 pinctrl-0 = <&i2c2_pins>;
1396 status = "disabled";
1397 #address-cells = <1>;
1398 #size-cells = <0>;
1399 };
1400
1401 i2c3: i2c@1c2b800 {
1402 compatible = "allwinner,sun7i-a20-i2c",
1403 "allwinner,sun4i-a10-i2c";
1404 reg = <0x01c2b800 0x400>;
1405 interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
1406 clocks = <&ccu CLK_APB1_I2C3>;
1407 pinctrl-names = "default";
1408 pinctrl-0 = <&i2c3_pins>;
1409 status = "disabled";
1410 #address-cells = <1>;
1411 #size-cells = <0>;
1412 };
1413
1414 can0: can@1c2bc00 {
1415 compatible = "allwinner,sun7i-a20-can",
1416 "allwinner,sun4i-a10-can";
1417 reg = <0x01c2bc00 0x400>;
1418 interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
1419 clocks = <&ccu CLK_APB1_CAN>;
1420 status = "disabled";
1421 };
1422
1423 i2c4: i2c@1c2c000 {
1424 compatible = "allwinner,sun7i-a20-i2c",
1425 "allwinner,sun4i-a10-i2c";
1426 reg = <0x01c2c000 0x400>;
1427 interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
1428 clocks = <&ccu CLK_APB1_I2C4>;
1429 status = "disabled";
1430 #address-cells = <1>;
1431 #size-cells = <0>;
1432 };
1433
1434 mali: gpu@1c40000 {
1435 compatible = "allwinner,sun7i-a20-mali", "arm,mali-400";
1436 reg = <0x01c40000 0x10000>;
1437 interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>,
1438 <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
1439 <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>,
1440 <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
1441 <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>,
1442 <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>,
1443 <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
1444 interrupt-names = "gp",
1445 "gpmmu",
1446 "pp0",
1447 "ppmmu0",
1448 "pp1",
1449 "ppmmu1",
1450 "pmu";
1451 clocks = <&ccu CLK_AHB_GPU>, <&ccu CLK_GPU>;
1452 clock-names = "bus", "core";
1453 resets = <&ccu RST_GPU>;
1454
1455 assigned-clocks = <&ccu CLK_GPU>;
1456 assigned-clock-rates = <384000000>;
1457 };
1458
1459 gmac: ethernet@1c50000 {
1460 compatible = "allwinner,sun7i-a20-gmac";
1461 reg = <0x01c50000 0x10000>;
1462 interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
1463 interrupt-names = "macirq";
1464 clocks = <&ccu CLK_AHB_GMAC>, <&gmac_tx_clk>;
1465 clock-names = "stmmaceth", "allwinner_gmac_tx";
1466 snps,pbl = <2>;
1467 snps,fixed-burst;
1468 snps,force_sf_dma_mode;
1469 status = "disabled";
1470
1471 gmac_mdio: mdio {
1472 compatible = "snps,dwmac-mdio";
1473 #address-cells = <1>;
1474 #size-cells = <0>;
1475 };
1476 };
1477
1478 hstimer@1c60000 {
1479 compatible = "allwinner,sun7i-a20-hstimer";
1480 reg = <0x01c60000 0x1000>;
1481 interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>,
1482 <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>,
1483 <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>,
1484 <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
1485 clocks = <&ccu CLK_AHB_HSTIMER>;
1486 };
1487
1488 gic: interrupt-controller@1c81000 {
1489 compatible = "arm,gic-400";
1490 reg = <0x01c81000 0x1000>,
1491 <0x01c82000 0x2000>,
1492 <0x01c84000 0x2000>,
1493 <0x01c86000 0x2000>;
1494 interrupt-controller;
1495 #interrupt-cells = <3>;
1496 interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
1497 };
1498
1499 fe0: display-frontend@1e00000 {
1500 compatible = "allwinner,sun7i-a20-display-frontend";
1501 reg = <0x01e00000 0x20000>;
1502 interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
1503 clocks = <&ccu CLK_AHB_DE_FE0>, <&ccu CLK_DE_FE0>,
1504 <&ccu CLK_DRAM_DE_FE0>;
1505 clock-names = "ahb", "mod",
1506 "ram";
1507 resets = <&ccu RST_DE_FE0>;
1508
1509 ports {
1510 #address-cells = <1>;
1511 #size-cells = <0>;
1512
1513 fe0_out: port@1 {
1514 #address-cells = <1>;
1515 #size-cells = <0>;
1516 reg = <1>;
1517
1518 fe0_out_be0: endpoint@0 {
1519 reg = <0>;
1520 remote-endpoint = <&be0_in_fe0>;
1521 };
1522
1523 fe0_out_be1: endpoint@1 {
1524 reg = <1>;
1525 remote-endpoint = <&be1_in_fe0>;
1526 };
1527 };
1528 };
1529 };
1530
1531 fe1: display-frontend@1e20000 {
1532 compatible = "allwinner,sun7i-a20-display-frontend";
1533 reg = <0x01e20000 0x20000>;
1534 interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
1535 clocks = <&ccu CLK_AHB_DE_FE1>, <&ccu CLK_DE_FE1>,
1536 <&ccu CLK_DRAM_DE_FE1>;
1537 clock-names = "ahb", "mod",
1538 "ram";
1539 resets = <&ccu RST_DE_FE1>;
1540
1541 ports {
1542 #address-cells = <1>;
1543 #size-cells = <0>;
1544
1545 fe1_out: port@1 {
1546 #address-cells = <1>;
1547 #size-cells = <0>;
1548 reg = <1>;
1549
1550 fe1_out_be0: endpoint@0 {
1551 reg = <0>;
1552 remote-endpoint = <&be0_in_fe1>;
1553 };
1554
1555 fe1_out_be1: endpoint@1 {
1556 reg = <1>;
1557 remote-endpoint = <&be1_in_fe1>;
1558 };
1559 };
1560 };
1561 };
1562
1563 be1: display-backend@1e40000 {
1564 compatible = "allwinner,sun7i-a20-display-backend";
1565 reg = <0x01e40000 0x10000>;
1566 interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
1567 clocks = <&ccu CLK_AHB_DE_BE1>, <&ccu CLK_DE_BE1>,
1568 <&ccu CLK_DRAM_DE_BE1>;
1569 clock-names = "ahb", "mod",
1570 "ram";
1571 resets = <&ccu RST_DE_BE1>;
1572
1573 ports {
1574 #address-cells = <1>;
1575 #size-cells = <0>;
1576
1577 be1_in: port@0 {
1578 #address-cells = <1>;
1579 #size-cells = <0>;
1580 reg = <0>;
1581
1582 be1_in_fe0: endpoint@0 {
1583 reg = <0>;
1584 remote-endpoint = <&fe0_out_be1>;
1585 };
1586
1587 be1_in_fe1: endpoint@1 {
1588 reg = <1>;
1589 remote-endpoint = <&fe1_out_be1>;
1590 };
1591 };
1592
1593 be1_out: port@1 {
1594 #address-cells = <1>;
1595 #size-cells = <0>;
1596 reg = <1>;
1597
1598 be1_out_tcon0: endpoint@0 {
1599 reg = <0>;
1600 remote-endpoint = <&tcon0_in_be1>;
1601 };
1602
1603 be1_out_tcon1: endpoint@1 {
1604 reg = <1>;
1605 remote-endpoint = <&tcon1_in_be1>;
1606 };
1607 };
1608 };
1609 };
1610
1611 be0: display-backend@1e60000 {
1612 compatible = "allwinner,sun7i-a20-display-backend";
1613 reg = <0x01e60000 0x10000>;
1614 interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
1615 clocks = <&ccu CLK_AHB_DE_BE0>, <&ccu CLK_DE_BE0>,
1616 <&ccu CLK_DRAM_DE_BE0>;
1617 clock-names = "ahb", "mod",
1618 "ram";
1619 resets = <&ccu RST_DE_BE0>;
1620
1621 ports {
1622 #address-cells = <1>;
1623 #size-cells = <0>;
1624
1625 be0_in: port@0 {
1626 #address-cells = <1>;
1627 #size-cells = <0>;
1628 reg = <0>;
1629
1630 be0_in_fe0: endpoint@0 {
1631 reg = <0>;
1632 remote-endpoint = <&fe0_out_be0>;
1633 };
1634
1635 be0_in_fe1: endpoint@1 {
1636 reg = <1>;
1637 remote-endpoint = <&fe1_out_be0>;
1638 };
1639 };
1640
1641 be0_out: port@1 {
1642 #address-cells = <1>;
1643 #size-cells = <0>;
1644 reg = <1>;
1645
1646 be0_out_tcon0: endpoint@0 {
1647 reg = <0>;
1648 remote-endpoint = <&tcon0_in_be0>;
1649 };
1650
1651 be0_out_tcon1: endpoint@1 {
1652 reg = <1>;
1653 remote-endpoint = <&tcon1_in_be0>;
1654 };
1655 };
1656 };
1657 };
1658 };
1659};
1/*
2 * Copyright 2013 Maxime Ripard
3 *
4 * Maxime Ripard <maxime.ripard@free-electrons.com>
5 *
6 * This file is dual-licensed: you can use it either under the terms
7 * of the GPL or the X11 license, at your option. Note that this dual
8 * licensing only applies to this file, and not this project as a
9 * whole.
10 *
11 * a) This file is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of the
14 * License, or (at your option) any later version.
15 *
16 * This file is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * Or, alternatively,
22 *
23 * b) Permission is hereby granted, free of charge, to any person
24 * obtaining a copy of this software and associated documentation
25 * files (the "Software"), to deal in the Software without
26 * restriction, including without limitation the rights to use,
27 * copy, modify, merge, publish, distribute, sublicense, and/or
28 * sell copies of the Software, and to permit persons to whom the
29 * Software is furnished to do so, subject to the following
30 * conditions:
31 *
32 * The above copyright notice and this permission notice shall be
33 * included in all copies or substantial portions of the Software.
34 *
35 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
36 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
37 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
38 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
39 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
40 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
41 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
42 * OTHER DEALINGS IN THE SOFTWARE.
43 */
44
45#include "skeleton.dtsi"
46
47#include <dt-bindings/interrupt-controller/arm-gic.h>
48#include <dt-bindings/thermal/thermal.h>
49
50#include <dt-bindings/clock/sun4i-a10-pll2.h>
51#include <dt-bindings/dma/sun4i-a10.h>
52#include <dt-bindings/pinctrl/sun4i-a10.h>
53
54/ {
55 interrupt-parent = <&gic>;
56
57 aliases {
58 ethernet0 = &gmac;
59 };
60
61 chosen {
62 #address-cells = <1>;
63 #size-cells = <1>;
64 ranges;
65
66 framebuffer@0 {
67 compatible = "allwinner,simple-framebuffer",
68 "simple-framebuffer";
69 allwinner,pipeline = "de_be0-lcd0-hdmi";
70 clocks = <&ahb_gates 36>, <&ahb_gates 43>,
71 <&ahb_gates 44>, <&de_be0_clk>,
72 <&tcon0_ch1_clk>, <&dram_gates 26>;
73 status = "disabled";
74 };
75
76 framebuffer@1 {
77 compatible = "allwinner,simple-framebuffer",
78 "simple-framebuffer";
79 allwinner,pipeline = "de_be0-lcd0";
80 clocks = <&ahb_gates 36>, <&ahb_gates 44>,
81 <&de_be0_clk>, <&tcon0_ch0_clk>,
82 <&dram_gates 26>;
83 status = "disabled";
84 };
85
86 framebuffer@2 {
87 compatible = "allwinner,simple-framebuffer",
88 "simple-framebuffer";
89 allwinner,pipeline = "de_be0-lcd0-tve0";
90 clocks = <&ahb_gates 34>, <&ahb_gates 36>,
91 <&ahb_gates 44>,
92 <&de_be0_clk>, <&tcon0_ch1_clk>,
93 <&dram_gates 5>, <&dram_gates 26>;
94 status = "disabled";
95 };
96 };
97
98 cpus {
99 #address-cells = <1>;
100 #size-cells = <0>;
101
102 cpu0: cpu@0 {
103 compatible = "arm,cortex-a7";
104 device_type = "cpu";
105 reg = <0>;
106 clocks = <&cpu>;
107 clock-latency = <244144>; /* 8 32k periods */
108 operating-points = <
109 /* kHz uV */
110 960000 1400000
111 912000 1400000
112 864000 1300000
113 720000 1200000
114 528000 1100000
115 312000 1000000
116 144000 1000000
117 >;
118 #cooling-cells = <2>;
119 cooling-min-level = <0>;
120 cooling-max-level = <6>;
121 };
122
123 cpu@1 {
124 compatible = "arm,cortex-a7";
125 device_type = "cpu";
126 reg = <1>;
127 };
128 };
129
130 thermal-zones {
131 cpu_thermal {
132 /* milliseconds */
133 polling-delay-passive = <250>;
134 polling-delay = <1000>;
135 thermal-sensors = <&rtp>;
136
137 cooling-maps {
138 map0 {
139 trip = <&cpu_alert0>;
140 cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
141 };
142 };
143
144 trips {
145 cpu_alert0: cpu_alert0 {
146 /* milliCelsius */
147 temperature = <75000>;
148 hysteresis = <2000>;
149 type = "passive";
150 };
151
152 cpu_crit: cpu_crit {
153 /* milliCelsius */
154 temperature = <100000>;
155 hysteresis = <2000>;
156 type = "critical";
157 };
158 };
159 };
160 };
161
162 memory {
163 reg = <0x40000000 0x80000000>;
164 };
165
166 timer {
167 compatible = "arm,armv7-timer";
168 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
169 <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
170 <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
171 <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
172 };
173
174 pmu {
175 compatible = "arm,cortex-a7-pmu", "arm,cortex-a15-pmu";
176 interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
177 <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
178 };
179
180 clocks {
181 #address-cells = <1>;
182 #size-cells = <1>;
183 ranges;
184
185 osc24M: clk@01c20050 {
186 #clock-cells = <0>;
187 compatible = "allwinner,sun4i-a10-osc-clk";
188 reg = <0x01c20050 0x4>;
189 clock-frequency = <24000000>;
190 clock-output-names = "osc24M";
191 };
192
193 osc3M: osc3M_clk {
194 #clock-cells = <0>;
195 compatible = "fixed-factor-clock";
196 clock-div = <8>;
197 clock-mult = <1>;
198 clocks = <&osc24M>;
199 clock-output-names = "osc3M";
200 };
201
202 osc32k: clk@0 {
203 #clock-cells = <0>;
204 compatible = "fixed-clock";
205 clock-frequency = <32768>;
206 clock-output-names = "osc32k";
207 };
208
209 pll1: clk@01c20000 {
210 #clock-cells = <0>;
211 compatible = "allwinner,sun4i-a10-pll1-clk";
212 reg = <0x01c20000 0x4>;
213 clocks = <&osc24M>;
214 clock-output-names = "pll1";
215 };
216
217 pll2: clk@01c20008 {
218 #clock-cells = <1>;
219 compatible = "allwinner,sun4i-a10-pll2-clk";
220 reg = <0x01c20008 0x8>;
221 clocks = <&osc24M>;
222 clock-output-names = "pll2-1x", "pll2-2x",
223 "pll2-4x", "pll2-8x";
224 };
225
226 pll3: clk@01c20010 {
227 #clock-cells = <0>;
228 compatible = "allwinner,sun4i-a10-pll3-clk";
229 reg = <0x01c20010 0x4>;
230 clocks = <&osc3M>;
231 clock-output-names = "pll3";
232 };
233
234 pll3x2: pll3x2_clk {
235 #clock-cells = <0>;
236 compatible = "fixed-factor-clock";
237 clocks = <&pll3>;
238 clock-div = <1>;
239 clock-mult = <2>;
240 clock-output-names = "pll3-2x";
241 };
242
243 pll4: clk@01c20018 {
244 #clock-cells = <0>;
245 compatible = "allwinner,sun7i-a20-pll4-clk";
246 reg = <0x01c20018 0x4>;
247 clocks = <&osc24M>;
248 clock-output-names = "pll4";
249 };
250
251 pll5: clk@01c20020 {
252 #clock-cells = <1>;
253 compatible = "allwinner,sun4i-a10-pll5-clk";
254 reg = <0x01c20020 0x4>;
255 clocks = <&osc24M>;
256 clock-output-names = "pll5_ddr", "pll5_other";
257 };
258
259 pll6: clk@01c20028 {
260 #clock-cells = <1>;
261 compatible = "allwinner,sun4i-a10-pll6-clk";
262 reg = <0x01c20028 0x4>;
263 clocks = <&osc24M>;
264 clock-output-names = "pll6_sata", "pll6_other", "pll6",
265 "pll6_div_4";
266 };
267
268 pll7: clk@01c20030 {
269 #clock-cells = <0>;
270 compatible = "allwinner,sun4i-a10-pll3-clk";
271 reg = <0x01c20030 0x4>;
272 clocks = <&osc3M>;
273 clock-output-names = "pll7";
274 };
275
276 pll7x2: pll7x2_clk {
277 #clock-cells = <0>;
278 compatible = "fixed-factor-clock";
279 clocks = <&pll7>;
280 clock-div = <1>;
281 clock-mult = <2>;
282 clock-output-names = "pll7-2x";
283 };
284
285 pll8: clk@01c20040 {
286 #clock-cells = <0>;
287 compatible = "allwinner,sun7i-a20-pll4-clk";
288 reg = <0x01c20040 0x4>;
289 clocks = <&osc24M>;
290 clock-output-names = "pll8";
291 };
292
293 cpu: cpu@01c20054 {
294 #clock-cells = <0>;
295 compatible = "allwinner,sun4i-a10-cpu-clk";
296 reg = <0x01c20054 0x4>;
297 clocks = <&osc32k>, <&osc24M>, <&pll1>, <&pll6 1>;
298 clock-output-names = "cpu";
299 };
300
301 axi: axi@01c20054 {
302 #clock-cells = <0>;
303 compatible = "allwinner,sun4i-a10-axi-clk";
304 reg = <0x01c20054 0x4>;
305 clocks = <&cpu>;
306 clock-output-names = "axi";
307 };
308
309 ahb: ahb@01c20054 {
310 #clock-cells = <0>;
311 compatible = "allwinner,sun5i-a13-ahb-clk";
312 reg = <0x01c20054 0x4>;
313 clocks = <&axi>, <&pll6 3>, <&pll6 1>;
314 clock-output-names = "ahb";
315 /*
316 * Use PLL6 as parent, instead of CPU/AXI
317 * which has rate changes due to cpufreq
318 */
319 assigned-clocks = <&ahb>;
320 assigned-clock-parents = <&pll6 3>;
321 };
322
323 ahb_gates: clk@01c20060 {
324 #clock-cells = <1>;
325 compatible = "allwinner,sun7i-a20-ahb-gates-clk";
326 reg = <0x01c20060 0x8>;
327 clocks = <&ahb>;
328 clock-indices = <0>, <1>,
329 <2>, <3>, <4>,
330 <5>, <6>, <7>, <8>,
331 <9>, <10>, <11>, <12>,
332 <13>, <14>, <16>,
333 <17>, <18>, <20>, <21>,
334 <22>, <23>, <25>,
335 <28>, <32>, <33>, <34>,
336 <35>, <36>, <37>, <40>,
337 <41>, <42>, <43>,
338 <44>, <45>, <46>,
339 <47>, <49>, <50>,
340 <52>;
341 clock-output-names = "ahb_usb0", "ahb_ehci0",
342 "ahb_ohci0", "ahb_ehci1", "ahb_ohci1",
343 "ahb_ss", "ahb_dma", "ahb_bist", "ahb_mmc0",
344 "ahb_mmc1", "ahb_mmc2", "ahb_mmc3", "ahb_ms",
345 "ahb_nand", "ahb_sdram", "ahb_ace",
346 "ahb_emac", "ahb_ts", "ahb_spi0", "ahb_spi1",
347 "ahb_spi2", "ahb_spi3", "ahb_sata",
348 "ahb_hstimer", "ahb_ve", "ahb_tvd", "ahb_tve0",
349 "ahb_tve1", "ahb_lcd0", "ahb_lcd1", "ahb_csi0",
350 "ahb_csi1", "ahb_hdmi1", "ahb_hdmi0",
351 "ahb_de_be0", "ahb_de_be1", "ahb_de_fe0",
352 "ahb_de_fe1", "ahb_gmac", "ahb_mp",
353 "ahb_mali";
354 };
355
356 apb0: apb0@01c20054 {
357 #clock-cells = <0>;
358 compatible = "allwinner,sun4i-a10-apb0-clk";
359 reg = <0x01c20054 0x4>;
360 clocks = <&ahb>;
361 clock-output-names = "apb0";
362 };
363
364 apb0_gates: clk@01c20068 {
365 #clock-cells = <1>;
366 compatible = "allwinner,sun7i-a20-apb0-gates-clk";
367 reg = <0x01c20068 0x4>;
368 clocks = <&apb0>;
369 clock-indices = <0>, <1>,
370 <2>, <3>, <4>,
371 <5>, <6>, <7>,
372 <8>, <10>;
373 clock-output-names = "apb0_codec", "apb0_spdif",
374 "apb0_ac97", "apb0_i2s0", "apb0_i2s1",
375 "apb0_pio", "apb0_ir0", "apb0_ir1",
376 "apb0_i2s2", "apb0_keypad";
377 };
378
379 apb1: clk@01c20058 {
380 #clock-cells = <0>;
381 compatible = "allwinner,sun4i-a10-apb1-clk";
382 reg = <0x01c20058 0x4>;
383 clocks = <&osc24M>, <&pll6 1>, <&osc32k>;
384 clock-output-names = "apb1";
385 };
386
387 apb1_gates: clk@01c2006c {
388 #clock-cells = <1>;
389 compatible = "allwinner,sun7i-a20-apb1-gates-clk";
390 reg = <0x01c2006c 0x4>;
391 clocks = <&apb1>;
392 clock-indices = <0>, <1>,
393 <2>, <3>, <4>,
394 <5>, <6>, <7>,
395 <15>, <16>, <17>,
396 <18>, <19>, <20>,
397 <21>, <22>, <23>;
398 clock-output-names = "apb1_i2c0", "apb1_i2c1",
399 "apb1_i2c2", "apb1_i2c3", "apb1_can",
400 "apb1_scr", "apb1_ps20", "apb1_ps21",
401 "apb1_i2c4", "apb1_uart0", "apb1_uart1",
402 "apb1_uart2", "apb1_uart3", "apb1_uart4",
403 "apb1_uart5", "apb1_uart6", "apb1_uart7";
404 };
405
406 nand_clk: clk@01c20080 {
407 #clock-cells = <0>;
408 compatible = "allwinner,sun4i-a10-mod0-clk";
409 reg = <0x01c20080 0x4>;
410 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
411 clock-output-names = "nand";
412 };
413
414 ms_clk: clk@01c20084 {
415 #clock-cells = <0>;
416 compatible = "allwinner,sun4i-a10-mod0-clk";
417 reg = <0x01c20084 0x4>;
418 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
419 clock-output-names = "ms";
420 };
421
422 mmc0_clk: clk@01c20088 {
423 #clock-cells = <1>;
424 compatible = "allwinner,sun4i-a10-mmc-clk";
425 reg = <0x01c20088 0x4>;
426 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
427 clock-output-names = "mmc0",
428 "mmc0_output",
429 "mmc0_sample";
430 };
431
432 mmc1_clk: clk@01c2008c {
433 #clock-cells = <1>;
434 compatible = "allwinner,sun4i-a10-mmc-clk";
435 reg = <0x01c2008c 0x4>;
436 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
437 clock-output-names = "mmc1",
438 "mmc1_output",
439 "mmc1_sample";
440 };
441
442 mmc2_clk: clk@01c20090 {
443 #clock-cells = <1>;
444 compatible = "allwinner,sun4i-a10-mmc-clk";
445 reg = <0x01c20090 0x4>;
446 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
447 clock-output-names = "mmc2",
448 "mmc2_output",
449 "mmc2_sample";
450 };
451
452 mmc3_clk: clk@01c20094 {
453 #clock-cells = <1>;
454 compatible = "allwinner,sun4i-a10-mmc-clk";
455 reg = <0x01c20094 0x4>;
456 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
457 clock-output-names = "mmc3",
458 "mmc3_output",
459 "mmc3_sample";
460 };
461
462 ts_clk: clk@01c20098 {
463 #clock-cells = <0>;
464 compatible = "allwinner,sun4i-a10-mod0-clk";
465 reg = <0x01c20098 0x4>;
466 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
467 clock-output-names = "ts";
468 };
469
470 ss_clk: clk@01c2009c {
471 #clock-cells = <0>;
472 compatible = "allwinner,sun4i-a10-mod0-clk";
473 reg = <0x01c2009c 0x4>;
474 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
475 clock-output-names = "ss";
476 };
477
478 spi0_clk: clk@01c200a0 {
479 #clock-cells = <0>;
480 compatible = "allwinner,sun4i-a10-mod0-clk";
481 reg = <0x01c200a0 0x4>;
482 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
483 clock-output-names = "spi0";
484 };
485
486 spi1_clk: clk@01c200a4 {
487 #clock-cells = <0>;
488 compatible = "allwinner,sun4i-a10-mod0-clk";
489 reg = <0x01c200a4 0x4>;
490 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
491 clock-output-names = "spi1";
492 };
493
494 spi2_clk: clk@01c200a8 {
495 #clock-cells = <0>;
496 compatible = "allwinner,sun4i-a10-mod0-clk";
497 reg = <0x01c200a8 0x4>;
498 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
499 clock-output-names = "spi2";
500 };
501
502 pata_clk: clk@01c200ac {
503 #clock-cells = <0>;
504 compatible = "allwinner,sun4i-a10-mod0-clk";
505 reg = <0x01c200ac 0x4>;
506 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
507 clock-output-names = "pata";
508 };
509
510 ir0_clk: clk@01c200b0 {
511 #clock-cells = <0>;
512 compatible = "allwinner,sun4i-a10-mod0-clk";
513 reg = <0x01c200b0 0x4>;
514 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
515 clock-output-names = "ir0";
516 };
517
518 ir1_clk: clk@01c200b4 {
519 #clock-cells = <0>;
520 compatible = "allwinner,sun4i-a10-mod0-clk";
521 reg = <0x01c200b4 0x4>;
522 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
523 clock-output-names = "ir1";
524 };
525
526 i2s0_clk: clk@01c200b8 {
527 #clock-cells = <0>;
528 compatible = "allwinner,sun4i-a10-mod1-clk";
529 reg = <0x01c200b8 0x4>;
530 clocks = <&pll2 SUN4I_A10_PLL2_8X>,
531 <&pll2 SUN4I_A10_PLL2_4X>,
532 <&pll2 SUN4I_A10_PLL2_2X>,
533 <&pll2 SUN4I_A10_PLL2_1X>;
534 clock-output-names = "i2s0";
535 };
536
537 ac97_clk: clk@01c200bc {
538 #clock-cells = <0>;
539 compatible = "allwinner,sun4i-a10-mod1-clk";
540 reg = <0x01c200bc 0x4>;
541 clocks = <&pll2 SUN4I_A10_PLL2_8X>,
542 <&pll2 SUN4I_A10_PLL2_4X>,
543 <&pll2 SUN4I_A10_PLL2_2X>,
544 <&pll2 SUN4I_A10_PLL2_1X>;
545 clock-output-names = "ac97";
546 };
547
548 spdif_clk: clk@01c200c0 {
549 #clock-cells = <0>;
550 compatible = "allwinner,sun4i-a10-mod1-clk";
551 reg = <0x01c200c0 0x4>;
552 clocks = <&pll2 SUN4I_A10_PLL2_8X>,
553 <&pll2 SUN4I_A10_PLL2_4X>,
554 <&pll2 SUN4I_A10_PLL2_2X>,
555 <&pll2 SUN4I_A10_PLL2_1X>;
556 clock-output-names = "spdif";
557 };
558
559 keypad_clk: clk@01c200c4 {
560 #clock-cells = <0>;
561 compatible = "allwinner,sun4i-a10-mod0-clk";
562 reg = <0x01c200c4 0x4>;
563 clocks = <&osc24M>;
564 clock-output-names = "keypad";
565 };
566
567 usb_clk: clk@01c200cc {
568 #clock-cells = <1>;
569 #reset-cells = <1>;
570 compatible = "allwinner,sun4i-a10-usb-clk";
571 reg = <0x01c200cc 0x4>;
572 clocks = <&pll6 1>;
573 clock-output-names = "usb_ohci0", "usb_ohci1",
574 "usb_phy";
575 };
576
577 spi3_clk: clk@01c200d4 {
578 #clock-cells = <0>;
579 compatible = "allwinner,sun4i-a10-mod0-clk";
580 reg = <0x01c200d4 0x4>;
581 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
582 clock-output-names = "spi3";
583 };
584
585 i2s1_clk: clk@01c200d8 {
586 #clock-cells = <0>;
587 compatible = "allwinner,sun4i-a10-mod1-clk";
588 reg = <0x01c200d8 0x4>;
589 clocks = <&pll2 SUN4I_A10_PLL2_8X>,
590 <&pll2 SUN4I_A10_PLL2_4X>,
591 <&pll2 SUN4I_A10_PLL2_2X>,
592 <&pll2 SUN4I_A10_PLL2_1X>;
593 clock-output-names = "i2s1";
594 };
595
596 i2s2_clk: clk@01c200dc {
597 #clock-cells = <0>;
598 compatible = "allwinner,sun4i-a10-mod1-clk";
599 reg = <0x01c200dc 0x4>;
600 clocks = <&pll2 SUN4I_A10_PLL2_8X>,
601 <&pll2 SUN4I_A10_PLL2_4X>,
602 <&pll2 SUN4I_A10_PLL2_2X>,
603 <&pll2 SUN4I_A10_PLL2_1X>;
604 clock-output-names = "i2s2";
605 };
606
607 dram_gates: clk@01c20100 {
608 #clock-cells = <1>;
609 compatible = "allwinner,sun4i-a10-dram-gates-clk";
610 reg = <0x01c20100 0x4>;
611 clocks = <&pll5 0>;
612 clock-indices = <0>,
613 <1>, <2>,
614 <3>,
615 <4>,
616 <5>, <6>,
617 <15>,
618 <24>, <25>,
619 <26>, <27>,
620 <28>, <29>;
621 clock-output-names = "dram_ve",
622 "dram_csi0", "dram_csi1",
623 "dram_ts",
624 "dram_tvd",
625 "dram_tve0", "dram_tve1",
626 "dram_output",
627 "dram_de_fe1", "dram_de_fe0",
628 "dram_de_be0", "dram_de_be1",
629 "dram_de_mp", "dram_ace";
630 };
631
632 de_be0_clk: clk@01c20104 {
633 #clock-cells = <0>;
634 #reset-cells = <0>;
635 compatible = "allwinner,sun4i-a10-display-clk";
636 reg = <0x01c20104 0x4>;
637 clocks = <&pll3>, <&pll7>, <&pll5 1>;
638 clock-output-names = "de-be0";
639 };
640
641 de_be1_clk: clk@01c20108 {
642 #clock-cells = <0>;
643 #reset-cells = <0>;
644 compatible = "allwinner,sun4i-a10-display-clk";
645 reg = <0x01c20108 0x4>;
646 clocks = <&pll3>, <&pll7>, <&pll5 1>;
647 clock-output-names = "de-be1";
648 };
649
650 de_fe0_clk: clk@01c2010c {
651 #clock-cells = <0>;
652 #reset-cells = <0>;
653 compatible = "allwinner,sun4i-a10-display-clk";
654 reg = <0x01c2010c 0x4>;
655 clocks = <&pll3>, <&pll7>, <&pll5 1>;
656 clock-output-names = "de-fe0";
657 };
658
659 de_fe1_clk: clk@01c20110 {
660 #clock-cells = <0>;
661 #reset-cells = <0>;
662 compatible = "allwinner,sun4i-a10-display-clk";
663 reg = <0x01c20110 0x4>;
664 clocks = <&pll3>, <&pll7>, <&pll5 1>;
665 clock-output-names = "de-fe1";
666 };
667
668 tcon0_ch0_clk: clk@01c20118 {
669 #clock-cells = <0>;
670 #reset-cells = <1>;
671 compatible = "allwinner,sun4i-a10-tcon-ch0-clk";
672 reg = <0x01c20118 0x4>;
673 clocks = <&pll3>, <&pll7>, <&pll3x2>, <&pll7x2>;
674 clock-output-names = "tcon0-ch0-sclk";
675
676 };
677
678 tcon1_ch0_clk: clk@01c2011c {
679 #clock-cells = <0>;
680 #reset-cells = <1>;
681 compatible = "allwinner,sun4i-a10-tcon-ch1-clk";
682 reg = <0x01c2011c 0x4>;
683 clocks = <&pll3>, <&pll7>, <&pll3x2>, <&pll7x2>;
684 clock-output-names = "tcon1-ch0-sclk";
685
686 };
687
688 tcon0_ch1_clk: clk@01c2012c {
689 #clock-cells = <0>;
690 compatible = "allwinner,sun4i-a10-tcon-ch0-clk";
691 reg = <0x01c2012c 0x4>;
692 clocks = <&pll3>, <&pll7>, <&pll3x2>, <&pll7x2>;
693 clock-output-names = "tcon0-ch1-sclk";
694
695 };
696
697 tcon1_ch1_clk: clk@01c20130 {
698 #clock-cells = <0>;
699 compatible = "allwinner,sun4i-a10-tcon-ch1-clk";
700 reg = <0x01c20130 0x4>;
701 clocks = <&pll3>, <&pll7>, <&pll3x2>, <&pll7x2>;
702 clock-output-names = "tcon1-ch1-sclk";
703
704 };
705
706 ve_clk: clk@01c2013c {
707 #clock-cells = <0>;
708 #reset-cells = <0>;
709 compatible = "allwinner,sun4i-a10-ve-clk";
710 reg = <0x01c2013c 0x4>;
711 clocks = <&pll4>;
712 clock-output-names = "ve";
713 };
714
715 codec_clk: clk@01c20140 {
716 #clock-cells = <0>;
717 compatible = "allwinner,sun4i-a10-codec-clk";
718 reg = <0x01c20140 0x4>;
719 clocks = <&pll2 SUN4I_A10_PLL2_1X>;
720 clock-output-names = "codec";
721 };
722
723 mbus_clk: clk@01c2015c {
724 #clock-cells = <0>;
725 compatible = "allwinner,sun5i-a13-mbus-clk";
726 reg = <0x01c2015c 0x4>;
727 clocks = <&osc24M>, <&pll6 2>, <&pll5 1>;
728 clock-output-names = "mbus";
729 };
730
731 /*
732 * The following two are dummy clocks, placeholders
733 * used in the gmac_tx clock. The gmac driver will
734 * choose one parent depending on the PHY interface
735 * mode, using clk_set_rate auto-reparenting.
736 *
737 * The actual TX clock rate is not controlled by the
738 * gmac_tx clock.
739 */
740 mii_phy_tx_clk: clk@2 {
741 #clock-cells = <0>;
742 compatible = "fixed-clock";
743 clock-frequency = <25000000>;
744 clock-output-names = "mii_phy_tx";
745 };
746
747 gmac_int_tx_clk: clk@3 {
748 #clock-cells = <0>;
749 compatible = "fixed-clock";
750 clock-frequency = <125000000>;
751 clock-output-names = "gmac_int_tx";
752 };
753
754 gmac_tx_clk: clk@01c20164 {
755 #clock-cells = <0>;
756 compatible = "allwinner,sun7i-a20-gmac-clk";
757 reg = <0x01c20164 0x4>;
758 clocks = <&mii_phy_tx_clk>, <&gmac_int_tx_clk>;
759 clock-output-names = "gmac_tx";
760 };
761
762 /*
763 * Dummy clock used by output clocks
764 */
765 osc24M_32k: clk@1 {
766 #clock-cells = <0>;
767 compatible = "fixed-factor-clock";
768 clock-div = <750>;
769 clock-mult = <1>;
770 clocks = <&osc24M>;
771 clock-output-names = "osc24M_32k";
772 };
773
774 clk_out_a: clk@01c201f0 {
775 #clock-cells = <0>;
776 compatible = "allwinner,sun7i-a20-out-clk";
777 reg = <0x01c201f0 0x4>;
778 clocks = <&osc24M_32k>, <&osc32k>, <&osc24M>;
779 clock-output-names = "clk_out_a";
780 };
781
782 clk_out_b: clk@01c201f4 {
783 #clock-cells = <0>;
784 compatible = "allwinner,sun7i-a20-out-clk";
785 reg = <0x01c201f4 0x4>;
786 clocks = <&osc24M_32k>, <&osc32k>, <&osc24M>;
787 clock-output-names = "clk_out_b";
788 };
789 };
790
791 soc@01c00000 {
792 compatible = "simple-bus";
793 #address-cells = <1>;
794 #size-cells = <1>;
795 ranges;
796
797 sram-controller@01c00000 {
798 compatible = "allwinner,sun4i-a10-sram-controller";
799 reg = <0x01c00000 0x30>;
800 #address-cells = <1>;
801 #size-cells = <1>;
802 ranges;
803
804 sram_a: sram@00000000 {
805 compatible = "mmio-sram";
806 reg = <0x00000000 0xc000>;
807 #address-cells = <1>;
808 #size-cells = <1>;
809 ranges = <0 0x00000000 0xc000>;
810
811 emac_sram: sram-section@8000 {
812 compatible = "allwinner,sun4i-a10-sram-a3-a4";
813 reg = <0x8000 0x4000>;
814 status = "disabled";
815 };
816 };
817
818 sram_d: sram@00010000 {
819 compatible = "mmio-sram";
820 reg = <0x00010000 0x1000>;
821 #address-cells = <1>;
822 #size-cells = <1>;
823 ranges = <0 0x00010000 0x1000>;
824
825 otg_sram: sram-section@0000 {
826 compatible = "allwinner,sun4i-a10-sram-d";
827 reg = <0x0000 0x1000>;
828 status = "disabled";
829 };
830 };
831 };
832
833 nmi_intc: interrupt-controller@01c00030 {
834 compatible = "allwinner,sun7i-a20-sc-nmi";
835 interrupt-controller;
836 #interrupt-cells = <2>;
837 reg = <0x01c00030 0x0c>;
838 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
839 };
840
841 dma: dma-controller@01c02000 {
842 compatible = "allwinner,sun4i-a10-dma";
843 reg = <0x01c02000 0x1000>;
844 interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
845 clocks = <&ahb_gates 6>;
846 #dma-cells = <2>;
847 };
848
849 nfc: nand@01c03000 {
850 compatible = "allwinner,sun4i-a10-nand";
851 reg = <0x01c03000 0x1000>;
852 interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
853 clocks = <&ahb_gates 13>, <&nand_clk>;
854 clock-names = "ahb", "mod";
855 dmas = <&dma SUN4I_DMA_DEDICATED 3>;
856 dma-names = "rxtx";
857 status = "disabled";
858 #address-cells = <1>;
859 #size-cells = <0>;
860 };
861
862 spi0: spi@01c05000 {
863 compatible = "allwinner,sun4i-a10-spi";
864 reg = <0x01c05000 0x1000>;
865 interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
866 clocks = <&ahb_gates 20>, <&spi0_clk>;
867 clock-names = "ahb", "mod";
868 dmas = <&dma SUN4I_DMA_DEDICATED 27>,
869 <&dma SUN4I_DMA_DEDICATED 26>;
870 dma-names = "rx", "tx";
871 status = "disabled";
872 #address-cells = <1>;
873 #size-cells = <0>;
874 };
875
876 spi1: spi@01c06000 {
877 compatible = "allwinner,sun4i-a10-spi";
878 reg = <0x01c06000 0x1000>;
879 interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
880 clocks = <&ahb_gates 21>, <&spi1_clk>;
881 clock-names = "ahb", "mod";
882 dmas = <&dma SUN4I_DMA_DEDICATED 9>,
883 <&dma SUN4I_DMA_DEDICATED 8>;
884 dma-names = "rx", "tx";
885 status = "disabled";
886 #address-cells = <1>;
887 #size-cells = <0>;
888 };
889
890 emac: ethernet@01c0b000 {
891 compatible = "allwinner,sun4i-a10-emac";
892 reg = <0x01c0b000 0x1000>;
893 interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
894 clocks = <&ahb_gates 17>;
895 allwinner,sram = <&emac_sram 1>;
896 status = "disabled";
897 };
898
899 mdio: mdio@01c0b080 {
900 compatible = "allwinner,sun4i-a10-mdio";
901 reg = <0x01c0b080 0x14>;
902 status = "disabled";
903 #address-cells = <1>;
904 #size-cells = <0>;
905 };
906
907 mmc0: mmc@01c0f000 {
908 compatible = "allwinner,sun7i-a20-mmc";
909 reg = <0x01c0f000 0x1000>;
910 clocks = <&ahb_gates 8>,
911 <&mmc0_clk 0>,
912 <&mmc0_clk 1>,
913 <&mmc0_clk 2>;
914 clock-names = "ahb",
915 "mmc",
916 "output",
917 "sample";
918 interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
919 status = "disabled";
920 #address-cells = <1>;
921 #size-cells = <0>;
922 };
923
924 mmc1: mmc@01c10000 {
925 compatible = "allwinner,sun7i-a20-mmc";
926 reg = <0x01c10000 0x1000>;
927 clocks = <&ahb_gates 9>,
928 <&mmc1_clk 0>,
929 <&mmc1_clk 1>,
930 <&mmc1_clk 2>;
931 clock-names = "ahb",
932 "mmc",
933 "output",
934 "sample";
935 interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
936 status = "disabled";
937 #address-cells = <1>;
938 #size-cells = <0>;
939 };
940
941 mmc2: mmc@01c11000 {
942 compatible = "allwinner,sun7i-a20-mmc";
943 reg = <0x01c11000 0x1000>;
944 clocks = <&ahb_gates 10>,
945 <&mmc2_clk 0>,
946 <&mmc2_clk 1>,
947 <&mmc2_clk 2>;
948 clock-names = "ahb",
949 "mmc",
950 "output",
951 "sample";
952 interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
953 status = "disabled";
954 #address-cells = <1>;
955 #size-cells = <0>;
956 };
957
958 mmc3: mmc@01c12000 {
959 compatible = "allwinner,sun7i-a20-mmc";
960 reg = <0x01c12000 0x1000>;
961 clocks = <&ahb_gates 11>,
962 <&mmc3_clk 0>,
963 <&mmc3_clk 1>,
964 <&mmc3_clk 2>;
965 clock-names = "ahb",
966 "mmc",
967 "output",
968 "sample";
969 interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
970 status = "disabled";
971 #address-cells = <1>;
972 #size-cells = <0>;
973 };
974
975 usb_otg: usb@01c13000 {
976 compatible = "allwinner,sun4i-a10-musb";
977 reg = <0x01c13000 0x0400>;
978 clocks = <&ahb_gates 0>;
979 interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
980 interrupt-names = "mc";
981 phys = <&usbphy 0>;
982 phy-names = "usb";
983 extcon = <&usbphy 0>;
984 allwinner,sram = <&otg_sram 1>;
985 status = "disabled";
986 };
987
988 usbphy: phy@01c13400 {
989 #phy-cells = <1>;
990 compatible = "allwinner,sun7i-a20-usb-phy";
991 reg = <0x01c13400 0x10 0x01c14800 0x4 0x01c1c800 0x4>;
992 reg-names = "phy_ctrl", "pmu1", "pmu2";
993 clocks = <&usb_clk 8>;
994 clock-names = "usb_phy";
995 resets = <&usb_clk 0>, <&usb_clk 1>, <&usb_clk 2>;
996 reset-names = "usb0_reset", "usb1_reset", "usb2_reset";
997 status = "disabled";
998 };
999
1000 ehci0: usb@01c14000 {
1001 compatible = "allwinner,sun7i-a20-ehci", "generic-ehci";
1002 reg = <0x01c14000 0x100>;
1003 interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
1004 clocks = <&ahb_gates 1>;
1005 phys = <&usbphy 1>;
1006 phy-names = "usb";
1007 status = "disabled";
1008 };
1009
1010 ohci0: usb@01c14400 {
1011 compatible = "allwinner,sun7i-a20-ohci", "generic-ohci";
1012 reg = <0x01c14400 0x100>;
1013 interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
1014 clocks = <&usb_clk 6>, <&ahb_gates 2>;
1015 phys = <&usbphy 1>;
1016 phy-names = "usb";
1017 status = "disabled";
1018 };
1019
1020 crypto: crypto-engine@01c15000 {
1021 compatible = "allwinner,sun4i-a10-crypto";
1022 reg = <0x01c15000 0x1000>;
1023 interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
1024 clocks = <&ahb_gates 5>, <&ss_clk>;
1025 clock-names = "ahb", "mod";
1026 };
1027
1028 spi2: spi@01c17000 {
1029 compatible = "allwinner,sun4i-a10-spi";
1030 reg = <0x01c17000 0x1000>;
1031 interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
1032 clocks = <&ahb_gates 22>, <&spi2_clk>;
1033 clock-names = "ahb", "mod";
1034 dmas = <&dma SUN4I_DMA_DEDICATED 29>,
1035 <&dma SUN4I_DMA_DEDICATED 28>;
1036 dma-names = "rx", "tx";
1037 status = "disabled";
1038 #address-cells = <1>;
1039 #size-cells = <0>;
1040 };
1041
1042 ahci: sata@01c18000 {
1043 compatible = "allwinner,sun4i-a10-ahci";
1044 reg = <0x01c18000 0x1000>;
1045 interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
1046 clocks = <&pll6 0>, <&ahb_gates 25>;
1047 status = "disabled";
1048 };
1049
1050 ehci1: usb@01c1c000 {
1051 compatible = "allwinner,sun7i-a20-ehci", "generic-ehci";
1052 reg = <0x01c1c000 0x100>;
1053 interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
1054 clocks = <&ahb_gates 3>;
1055 phys = <&usbphy 2>;
1056 phy-names = "usb";
1057 status = "disabled";
1058 };
1059
1060 ohci1: usb@01c1c400 {
1061 compatible = "allwinner,sun7i-a20-ohci", "generic-ohci";
1062 reg = <0x01c1c400 0x100>;
1063 interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
1064 clocks = <&usb_clk 7>, <&ahb_gates 4>;
1065 phys = <&usbphy 2>;
1066 phy-names = "usb";
1067 status = "disabled";
1068 };
1069
1070 spi3: spi@01c1f000 {
1071 compatible = "allwinner,sun4i-a10-spi";
1072 reg = <0x01c1f000 0x1000>;
1073 interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
1074 clocks = <&ahb_gates 23>, <&spi3_clk>;
1075 clock-names = "ahb", "mod";
1076 dmas = <&dma SUN4I_DMA_DEDICATED 31>,
1077 <&dma SUN4I_DMA_DEDICATED 30>;
1078 dma-names = "rx", "tx";
1079 status = "disabled";
1080 #address-cells = <1>;
1081 #size-cells = <0>;
1082 };
1083
1084 pio: pinctrl@01c20800 {
1085 compatible = "allwinner,sun7i-a20-pinctrl";
1086 reg = <0x01c20800 0x400>;
1087 interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
1088 clocks = <&apb0_gates 5>, <&osc24M>, <&osc32k>;
1089 clock-names = "apb", "hosc", "losc";
1090 gpio-controller;
1091 interrupt-controller;
1092 #interrupt-cells = <3>;
1093 #gpio-cells = <3>;
1094
1095 clk_out_a_pins_a: clk_out_a@0 {
1096 allwinner,pins = "PI12";
1097 allwinner,function = "clk_out_a";
1098 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1099 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1100 };
1101
1102 clk_out_b_pins_a: clk_out_b@0 {
1103 allwinner,pins = "PI13";
1104 allwinner,function = "clk_out_b";
1105 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1106 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1107 };
1108
1109 emac_pins_a: emac0@0 {
1110 allwinner,pins = "PA0", "PA1", "PA2",
1111 "PA3", "PA4", "PA5", "PA6",
1112 "PA7", "PA8", "PA9", "PA10",
1113 "PA11", "PA12", "PA13", "PA14",
1114 "PA15", "PA16";
1115 allwinner,function = "emac";
1116 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1117 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1118 };
1119
1120 gmac_pins_mii_a: gmac_mii@0 {
1121 allwinner,pins = "PA0", "PA1", "PA2",
1122 "PA3", "PA4", "PA5", "PA6",
1123 "PA7", "PA8", "PA9", "PA10",
1124 "PA11", "PA12", "PA13", "PA14",
1125 "PA15", "PA16";
1126 allwinner,function = "gmac";
1127 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1128 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1129 };
1130
1131 gmac_pins_rgmii_a: gmac_rgmii@0 {
1132 allwinner,pins = "PA0", "PA1", "PA2",
1133 "PA3", "PA4", "PA5", "PA6",
1134 "PA7", "PA8", "PA10",
1135 "PA11", "PA12", "PA13",
1136 "PA15", "PA16";
1137 allwinner,function = "gmac";
1138 /*
1139 * data lines in RGMII mode use DDR mode
1140 * and need a higher signal drive strength
1141 */
1142 allwinner,drive = <SUN4I_PINCTRL_40_MA>;
1143 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1144 };
1145
1146 i2c0_pins_a: i2c0@0 {
1147 allwinner,pins = "PB0", "PB1";
1148 allwinner,function = "i2c0";
1149 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1150 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1151 };
1152
1153 i2c1_pins_a: i2c1@0 {
1154 allwinner,pins = "PB18", "PB19";
1155 allwinner,function = "i2c1";
1156 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1157 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1158 };
1159
1160 i2c2_pins_a: i2c2@0 {
1161 allwinner,pins = "PB20", "PB21";
1162 allwinner,function = "i2c2";
1163 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1164 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1165 };
1166
1167 i2c3_pins_a: i2c3@0 {
1168 allwinner,pins = "PI0", "PI1";
1169 allwinner,function = "i2c3";
1170 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1171 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1172 };
1173
1174 ir0_rx_pins_a: ir0@0 {
1175 allwinner,pins = "PB4";
1176 allwinner,function = "ir0";
1177 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1178 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1179 };
1180
1181 ir0_tx_pins_a: ir0@1 {
1182 allwinner,pins = "PB3";
1183 allwinner,function = "ir0";
1184 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1185 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1186 };
1187
1188 ir1_rx_pins_a: ir1@0 {
1189 allwinner,pins = "PB23";
1190 allwinner,function = "ir1";
1191 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1192 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1193 };
1194
1195 ir1_tx_pins_a: ir1@1 {
1196 allwinner,pins = "PB22";
1197 allwinner,function = "ir1";
1198 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1199 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1200 };
1201
1202 mmc0_pins_a: mmc0@0 {
1203 allwinner,pins = "PF0", "PF1", "PF2",
1204 "PF3", "PF4", "PF5";
1205 allwinner,function = "mmc0";
1206 allwinner,drive = <SUN4I_PINCTRL_30_MA>;
1207 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1208 };
1209
1210 mmc0_cd_pin_reference_design: mmc0_cd_pin@0 {
1211 allwinner,pins = "PH1";
1212 allwinner,function = "gpio_in";
1213 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1214 allwinner,pull = <SUN4I_PINCTRL_PULL_UP>;
1215 };
1216
1217 mmc2_pins_a: mmc2@0 {
1218 allwinner,pins = "PC6", "PC7", "PC8",
1219 "PC9", "PC10", "PC11";
1220 allwinner,function = "mmc2";
1221 allwinner,drive = <SUN4I_PINCTRL_30_MA>;
1222 allwinner,pull = <SUN4I_PINCTRL_PULL_UP>;
1223 };
1224
1225 mmc3_pins_a: mmc3@0 {
1226 allwinner,pins = "PI4", "PI5", "PI6",
1227 "PI7", "PI8", "PI9";
1228 allwinner,function = "mmc3";
1229 allwinner,drive = <SUN4I_PINCTRL_30_MA>;
1230 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1231 };
1232
1233 ps20_pins_a: ps20@0 {
1234 allwinner,pins = "PI20", "PI21";
1235 allwinner,function = "ps2";
1236 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1237 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1238 };
1239
1240 ps21_pins_a: ps21@0 {
1241 allwinner,pins = "PH12", "PH13";
1242 allwinner,function = "ps2";
1243 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1244 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1245 };
1246
1247 pwm0_pins_a: pwm0@0 {
1248 allwinner,pins = "PB2";
1249 allwinner,function = "pwm";
1250 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1251 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1252 };
1253
1254 pwm1_pins_a: pwm1@0 {
1255 allwinner,pins = "PI3";
1256 allwinner,function = "pwm";
1257 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1258 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1259 };
1260
1261 spdif_tx_pins_a: spdif@0 {
1262 allwinner,pins = "PB13";
1263 allwinner,function = "spdif";
1264 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1265 allwinner,pull = <SUN4I_PINCTRL_PULL_UP>;
1266 };
1267
1268 spi0_pins_a: spi0@0 {
1269 allwinner,pins = "PI11", "PI12", "PI13";
1270 allwinner,function = "spi0";
1271 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1272 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1273 };
1274
1275 spi0_cs0_pins_a: spi0_cs0@0 {
1276 allwinner,pins = "PI10";
1277 allwinner,function = "spi0";
1278 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1279 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1280 };
1281
1282 spi0_cs1_pins_a: spi0_cs1@0 {
1283 allwinner,pins = "PI14";
1284 allwinner,function = "spi0";
1285 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1286 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1287 };
1288
1289 spi1_pins_a: spi1@0 {
1290 allwinner,pins = "PI17", "PI18", "PI19";
1291 allwinner,function = "spi1";
1292 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1293 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1294 };
1295
1296 spi1_cs0_pins_a: spi1_cs0@0 {
1297 allwinner,pins = "PI16";
1298 allwinner,function = "spi1";
1299 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1300 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1301 };
1302
1303 spi2_pins_a: spi2@0 {
1304 allwinner,pins = "PC20", "PC21", "PC22";
1305 allwinner,function = "spi2";
1306 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1307 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1308 };
1309
1310 spi2_pins_b: spi2@1 {
1311 allwinner,pins = "PB15", "PB16", "PB17";
1312 allwinner,function = "spi2";
1313 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1314 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1315 };
1316
1317 spi2_cs0_pins_a: spi2_cs0@0 {
1318 allwinner,pins = "PC19";
1319 allwinner,function = "spi2";
1320 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1321 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1322 };
1323
1324 spi2_cs0_pins_b: spi2_cs0@1 {
1325 allwinner,pins = "PB14";
1326 allwinner,function = "spi2";
1327 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1328 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1329 };
1330
1331 uart0_pins_a: uart0@0 {
1332 allwinner,pins = "PB22", "PB23";
1333 allwinner,function = "uart0";
1334 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1335 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1336 };
1337
1338 uart2_pins_a: uart2@0 {
1339 allwinner,pins = "PI16", "PI17", "PI18", "PI19";
1340 allwinner,function = "uart2";
1341 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1342 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1343 };
1344
1345 uart3_pins_a: uart3@0 {
1346 allwinner,pins = "PG6", "PG7", "PG8", "PG9";
1347 allwinner,function = "uart3";
1348 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1349 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1350 };
1351
1352 uart3_pins_b: uart3@1 {
1353 allwinner,pins = "PH0", "PH1";
1354 allwinner,function = "uart3";
1355 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1356 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1357 };
1358
1359 uart4_pins_a: uart4@0 {
1360 allwinner,pins = "PG10", "PG11";
1361 allwinner,function = "uart4";
1362 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1363 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1364 };
1365
1366 uart4_pins_b: uart4@1 {
1367 allwinner,pins = "PH4", "PH5";
1368 allwinner,function = "uart4";
1369 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1370 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1371 };
1372
1373 uart5_pins_a: uart5@0 {
1374 allwinner,pins = "PI10", "PI11";
1375 allwinner,function = "uart5";
1376 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1377 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1378 };
1379
1380 uart6_pins_a: uart6@0 {
1381 allwinner,pins = "PI12", "PI13";
1382 allwinner,function = "uart6";
1383 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1384 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1385 };
1386
1387 uart7_pins_a: uart7@0 {
1388 allwinner,pins = "PI20", "PI21";
1389 allwinner,function = "uart7";
1390 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
1391 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
1392 };
1393 };
1394
1395 timer@01c20c00 {
1396 compatible = "allwinner,sun4i-a10-timer";
1397 reg = <0x01c20c00 0x90>;
1398 interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,
1399 <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>,
1400 <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>,
1401 <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>,
1402 <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,
1403 <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
1404 clocks = <&osc24M>;
1405 };
1406
1407 wdt: watchdog@01c20c90 {
1408 compatible = "allwinner,sun4i-a10-wdt";
1409 reg = <0x01c20c90 0x10>;
1410 };
1411
1412 rtc: rtc@01c20d00 {
1413 compatible = "allwinner,sun7i-a20-rtc";
1414 reg = <0x01c20d00 0x20>;
1415 interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
1416 };
1417
1418 pwm: pwm@01c20e00 {
1419 compatible = "allwinner,sun7i-a20-pwm";
1420 reg = <0x01c20e00 0xc>;
1421 clocks = <&osc24M>;
1422 #pwm-cells = <3>;
1423 status = "disabled";
1424 };
1425
1426 spdif: spdif@01c21000 {
1427 #sound-dai-cells = <0>;
1428 compatible = "allwinner,sun4i-a10-spdif";
1429 reg = <0x01c21000 0x400>;
1430 interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
1431 clocks = <&apb0_gates 1>, <&spdif_clk>;
1432 clock-names = "apb", "spdif";
1433 dmas = <&dma SUN4I_DMA_NORMAL 2>,
1434 <&dma SUN4I_DMA_NORMAL 2>;
1435 dma-names = "rx", "tx";
1436 status = "disabled";
1437 };
1438
1439 ir0: ir@01c21800 {
1440 compatible = "allwinner,sun4i-a10-ir";
1441 clocks = <&apb0_gates 6>, <&ir0_clk>;
1442 clock-names = "apb", "ir";
1443 interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
1444 reg = <0x01c21800 0x40>;
1445 status = "disabled";
1446 };
1447
1448 ir1: ir@01c21c00 {
1449 compatible = "allwinner,sun4i-a10-ir";
1450 clocks = <&apb0_gates 7>, <&ir1_clk>;
1451 clock-names = "apb", "ir";
1452 interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
1453 reg = <0x01c21c00 0x40>;
1454 status = "disabled";
1455 };
1456
1457 i2s1: i2s@01c22000 {
1458 #sound-dai-cells = <0>;
1459 compatible = "allwinner,sun4i-a10-i2s";
1460 reg = <0x01c22000 0x400>;
1461 interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
1462 clocks = <&apb0_gates 4>, <&i2s1_clk>;
1463 clock-names = "apb", "mod";
1464 dmas = <&dma SUN4I_DMA_NORMAL 4>,
1465 <&dma SUN4I_DMA_NORMAL 4>;
1466 dma-names = "rx", "tx";
1467 status = "disabled";
1468 };
1469
1470 i2s0: i2s@01c22400 {
1471 #sound-dai-cells = <0>;
1472 compatible = "allwinner,sun4i-a10-i2s";
1473 reg = <0x01c22400 0x400>;
1474 interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
1475 clocks = <&apb0_gates 3>, <&i2s0_clk>;
1476 clock-names = "apb", "mod";
1477 dmas = <&dma SUN4I_DMA_NORMAL 3>,
1478 <&dma SUN4I_DMA_NORMAL 3>;
1479 dma-names = "rx", "tx";
1480 status = "disabled";
1481 };
1482
1483 lradc: lradc@01c22800 {
1484 compatible = "allwinner,sun4i-a10-lradc-keys";
1485 reg = <0x01c22800 0x100>;
1486 interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
1487 status = "disabled";
1488 };
1489
1490 codec: codec@01c22c00 {
1491 #sound-dai-cells = <0>;
1492 compatible = "allwinner,sun7i-a20-codec";
1493 reg = <0x01c22c00 0x40>;
1494 interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
1495 clocks = <&apb0_gates 0>, <&codec_clk>;
1496 clock-names = "apb", "codec";
1497 dmas = <&dma SUN4I_DMA_NORMAL 19>,
1498 <&dma SUN4I_DMA_NORMAL 19>;
1499 dma-names = "rx", "tx";
1500 status = "disabled";
1501 };
1502
1503 sid: eeprom@01c23800 {
1504 compatible = "allwinner,sun7i-a20-sid";
1505 reg = <0x01c23800 0x200>;
1506 };
1507
1508 i2s2: i2s@01c24400 {
1509 #sound-dai-cells = <0>;
1510 compatible = "allwinner,sun4i-a10-i2s";
1511 reg = <0x01c24400 0x400>;
1512 interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
1513 clocks = <&apb0_gates 8>, <&i2s2_clk>;
1514 clock-names = "apb", "mod";
1515 dmas = <&dma SUN4I_DMA_NORMAL 6>,
1516 <&dma SUN4I_DMA_NORMAL 6>;
1517 dma-names = "rx", "tx";
1518 status = "disabled";
1519 };
1520
1521 rtp: rtp@01c25000 {
1522 compatible = "allwinner,sun5i-a13-ts";
1523 reg = <0x01c25000 0x100>;
1524 interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
1525 #thermal-sensor-cells = <0>;
1526 };
1527
1528 uart0: serial@01c28000 {
1529 compatible = "snps,dw-apb-uart";
1530 reg = <0x01c28000 0x400>;
1531 interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
1532 reg-shift = <2>;
1533 reg-io-width = <4>;
1534 clocks = <&apb1_gates 16>;
1535 status = "disabled";
1536 };
1537
1538 uart1: serial@01c28400 {
1539 compatible = "snps,dw-apb-uart";
1540 reg = <0x01c28400 0x400>;
1541 interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
1542 reg-shift = <2>;
1543 reg-io-width = <4>;
1544 clocks = <&apb1_gates 17>;
1545 status = "disabled";
1546 };
1547
1548 uart2: serial@01c28800 {
1549 compatible = "snps,dw-apb-uart";
1550 reg = <0x01c28800 0x400>;
1551 interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
1552 reg-shift = <2>;
1553 reg-io-width = <4>;
1554 clocks = <&apb1_gates 18>;
1555 status = "disabled";
1556 };
1557
1558 uart3: serial@01c28c00 {
1559 compatible = "snps,dw-apb-uart";
1560 reg = <0x01c28c00 0x400>;
1561 interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
1562 reg-shift = <2>;
1563 reg-io-width = <4>;
1564 clocks = <&apb1_gates 19>;
1565 status = "disabled";
1566 };
1567
1568 uart4: serial@01c29000 {
1569 compatible = "snps,dw-apb-uart";
1570 reg = <0x01c29000 0x400>;
1571 interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
1572 reg-shift = <2>;
1573 reg-io-width = <4>;
1574 clocks = <&apb1_gates 20>;
1575 status = "disabled";
1576 };
1577
1578 uart5: serial@01c29400 {
1579 compatible = "snps,dw-apb-uart";
1580 reg = <0x01c29400 0x400>;
1581 interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
1582 reg-shift = <2>;
1583 reg-io-width = <4>;
1584 clocks = <&apb1_gates 21>;
1585 status = "disabled";
1586 };
1587
1588 uart6: serial@01c29800 {
1589 compatible = "snps,dw-apb-uart";
1590 reg = <0x01c29800 0x400>;
1591 interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
1592 reg-shift = <2>;
1593 reg-io-width = <4>;
1594 clocks = <&apb1_gates 22>;
1595 status = "disabled";
1596 };
1597
1598 uart7: serial@01c29c00 {
1599 compatible = "snps,dw-apb-uart";
1600 reg = <0x01c29c00 0x400>;
1601 interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
1602 reg-shift = <2>;
1603 reg-io-width = <4>;
1604 clocks = <&apb1_gates 23>;
1605 status = "disabled";
1606 };
1607
1608 i2c0: i2c@01c2ac00 {
1609 compatible = "allwinner,sun7i-a20-i2c",
1610 "allwinner,sun4i-a10-i2c";
1611 reg = <0x01c2ac00 0x400>;
1612 interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
1613 clocks = <&apb1_gates 0>;
1614 status = "disabled";
1615 #address-cells = <1>;
1616 #size-cells = <0>;
1617 };
1618
1619 i2c1: i2c@01c2b000 {
1620 compatible = "allwinner,sun7i-a20-i2c",
1621 "allwinner,sun4i-a10-i2c";
1622 reg = <0x01c2b000 0x400>;
1623 interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
1624 clocks = <&apb1_gates 1>;
1625 status = "disabled";
1626 #address-cells = <1>;
1627 #size-cells = <0>;
1628 };
1629
1630 i2c2: i2c@01c2b400 {
1631 compatible = "allwinner,sun7i-a20-i2c",
1632 "allwinner,sun4i-a10-i2c";
1633 reg = <0x01c2b400 0x400>;
1634 interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
1635 clocks = <&apb1_gates 2>;
1636 status = "disabled";
1637 #address-cells = <1>;
1638 #size-cells = <0>;
1639 };
1640
1641 i2c3: i2c@01c2b800 {
1642 compatible = "allwinner,sun7i-a20-i2c",
1643 "allwinner,sun4i-a10-i2c";
1644 reg = <0x01c2b800 0x400>;
1645 interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
1646 clocks = <&apb1_gates 3>;
1647 status = "disabled";
1648 #address-cells = <1>;
1649 #size-cells = <0>;
1650 };
1651
1652 i2c4: i2c@01c2c000 {
1653 compatible = "allwinner,sun7i-a20-i2c",
1654 "allwinner,sun4i-a10-i2c";
1655 reg = <0x01c2c000 0x400>;
1656 interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
1657 clocks = <&apb1_gates 15>;
1658 status = "disabled";
1659 #address-cells = <1>;
1660 #size-cells = <0>;
1661 };
1662
1663 gmac: ethernet@01c50000 {
1664 compatible = "allwinner,sun7i-a20-gmac";
1665 reg = <0x01c50000 0x10000>;
1666 interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
1667 interrupt-names = "macirq";
1668 clocks = <&ahb_gates 49>, <&gmac_tx_clk>;
1669 clock-names = "stmmaceth", "allwinner_gmac_tx";
1670 snps,pbl = <2>;
1671 snps,fixed-burst;
1672 snps,force_sf_dma_mode;
1673 status = "disabled";
1674 #address-cells = <1>;
1675 #size-cells = <0>;
1676 };
1677
1678 hstimer@01c60000 {
1679 compatible = "allwinner,sun7i-a20-hstimer";
1680 reg = <0x01c60000 0x1000>;
1681 interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>,
1682 <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>,
1683 <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>,
1684 <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
1685 clocks = <&ahb_gates 28>;
1686 };
1687
1688 gic: interrupt-controller@01c81000 {
1689 compatible = "arm,cortex-a7-gic", "arm,cortex-a15-gic";
1690 reg = <0x01c81000 0x1000>,
1691 <0x01c82000 0x1000>,
1692 <0x01c84000 0x2000>,
1693 <0x01c86000 0x2000>;
1694 interrupt-controller;
1695 #interrupt-cells = <3>;
1696 interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
1697 };
1698
1699 ps20: ps2@01c2a000 {
1700 compatible = "allwinner,sun4i-a10-ps2";
1701 reg = <0x01c2a000 0x400>;
1702 interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
1703 clocks = <&apb1_gates 6>;
1704 status = "disabled";
1705 };
1706
1707 ps21: ps2@01c2a400 {
1708 compatible = "allwinner,sun4i-a10-ps2";
1709 reg = <0x01c2a400 0x400>;
1710 interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
1711 clocks = <&apb1_gates 7>;
1712 status = "disabled";
1713 };
1714 };
1715};