Loading...
1// SPDX-License-Identifier: GPL-2.0+
2/*
3 * Driver for Motorola/Freescale IMX serial ports
4 *
5 * Based on drivers/char/serial.c, by Linus Torvalds, Theodore Ts'o.
6 *
7 * Author: Sascha Hauer <sascha@saschahauer.de>
8 * Copyright (C) 2004 Pengutronix
9 */
10
11#include <linux/module.h>
12#include <linux/ioport.h>
13#include <linux/init.h>
14#include <linux/console.h>
15#include <linux/sysrq.h>
16#include <linux/platform_device.h>
17#include <linux/tty.h>
18#include <linux/tty_flip.h>
19#include <linux/serial_core.h>
20#include <linux/serial.h>
21#include <linux/clk.h>
22#include <linux/delay.h>
23#include <linux/ktime.h>
24#include <linux/pinctrl/consumer.h>
25#include <linux/rational.h>
26#include <linux/slab.h>
27#include <linux/of.h>
28#include <linux/of_device.h>
29#include <linux/io.h>
30#include <linux/dma-mapping.h>
31
32#include <asm/irq.h>
33#include <linux/platform_data/dma-imx.h>
34
35#include "serial_mctrl_gpio.h"
36
37/* Register definitions */
38#define URXD0 0x0 /* Receiver Register */
39#define URTX0 0x40 /* Transmitter Register */
40#define UCR1 0x80 /* Control Register 1 */
41#define UCR2 0x84 /* Control Register 2 */
42#define UCR3 0x88 /* Control Register 3 */
43#define UCR4 0x8c /* Control Register 4 */
44#define UFCR 0x90 /* FIFO Control Register */
45#define USR1 0x94 /* Status Register 1 */
46#define USR2 0x98 /* Status Register 2 */
47#define UESC 0x9c /* Escape Character Register */
48#define UTIM 0xa0 /* Escape Timer Register */
49#define UBIR 0xa4 /* BRM Incremental Register */
50#define UBMR 0xa8 /* BRM Modulator Register */
51#define UBRC 0xac /* Baud Rate Count Register */
52#define IMX21_ONEMS 0xb0 /* One Millisecond register */
53#define IMX1_UTS 0xd0 /* UART Test Register on i.mx1 */
54#define IMX21_UTS 0xb4 /* UART Test Register on all other i.mx*/
55
56/* UART Control Register Bit Fields.*/
57#define URXD_DUMMY_READ (1<<16)
58#define URXD_CHARRDY (1<<15)
59#define URXD_ERR (1<<14)
60#define URXD_OVRRUN (1<<13)
61#define URXD_FRMERR (1<<12)
62#define URXD_BRK (1<<11)
63#define URXD_PRERR (1<<10)
64#define URXD_RX_DATA (0xFF<<0)
65#define UCR1_ADEN (1<<15) /* Auto detect interrupt */
66#define UCR1_ADBR (1<<14) /* Auto detect baud rate */
67#define UCR1_TRDYEN (1<<13) /* Transmitter ready interrupt enable */
68#define UCR1_IDEN (1<<12) /* Idle condition interrupt */
69#define UCR1_ICD_REG(x) (((x) & 3) << 10) /* idle condition detect */
70#define UCR1_RRDYEN (1<<9) /* Recv ready interrupt enable */
71#define UCR1_RXDMAEN (1<<8) /* Recv ready DMA enable */
72#define UCR1_IREN (1<<7) /* Infrared interface enable */
73#define UCR1_TXMPTYEN (1<<6) /* Transimitter empty interrupt enable */
74#define UCR1_RTSDEN (1<<5) /* RTS delta interrupt enable */
75#define UCR1_SNDBRK (1<<4) /* Send break */
76#define UCR1_TXDMAEN (1<<3) /* Transmitter ready DMA enable */
77#define IMX1_UCR1_UARTCLKEN (1<<2) /* UART clock enabled, i.mx1 only */
78#define UCR1_ATDMAEN (1<<2) /* Aging DMA Timer Enable */
79#define UCR1_DOZE (1<<1) /* Doze */
80#define UCR1_UARTEN (1<<0) /* UART enabled */
81#define UCR2_ESCI (1<<15) /* Escape seq interrupt enable */
82#define UCR2_IRTS (1<<14) /* Ignore RTS pin */
83#define UCR2_CTSC (1<<13) /* CTS pin control */
84#define UCR2_CTS (1<<12) /* Clear to send */
85#define UCR2_ESCEN (1<<11) /* Escape enable */
86#define UCR2_PREN (1<<8) /* Parity enable */
87#define UCR2_PROE (1<<7) /* Parity odd/even */
88#define UCR2_STPB (1<<6) /* Stop */
89#define UCR2_WS (1<<5) /* Word size */
90#define UCR2_RTSEN (1<<4) /* Request to send interrupt enable */
91#define UCR2_ATEN (1<<3) /* Aging Timer Enable */
92#define UCR2_TXEN (1<<2) /* Transmitter enabled */
93#define UCR2_RXEN (1<<1) /* Receiver enabled */
94#define UCR2_SRST (1<<0) /* SW reset */
95#define UCR3_DTREN (1<<13) /* DTR interrupt enable */
96#define UCR3_PARERREN (1<<12) /* Parity enable */
97#define UCR3_FRAERREN (1<<11) /* Frame error interrupt enable */
98#define UCR3_DSR (1<<10) /* Data set ready */
99#define UCR3_DCD (1<<9) /* Data carrier detect */
100#define UCR3_RI (1<<8) /* Ring indicator */
101#define UCR3_ADNIMP (1<<7) /* Autobaud Detection Not Improved */
102#define UCR3_RXDSEN (1<<6) /* Receive status interrupt enable */
103#define UCR3_AIRINTEN (1<<5) /* Async IR wake interrupt enable */
104#define UCR3_AWAKEN (1<<4) /* Async wake interrupt enable */
105#define UCR3_DTRDEN (1<<3) /* Data Terminal Ready Delta Enable. */
106#define IMX21_UCR3_RXDMUXSEL (1<<2) /* RXD Muxed Input Select */
107#define UCR3_INVT (1<<1) /* Inverted Infrared transmission */
108#define UCR3_BPEN (1<<0) /* Preset registers enable */
109#define UCR4_CTSTL_SHF 10 /* CTS trigger level shift */
110#define UCR4_CTSTL_MASK 0x3F /* CTS trigger is 6 bits wide */
111#define UCR4_INVR (1<<9) /* Inverted infrared reception */
112#define UCR4_ENIRI (1<<8) /* Serial infrared interrupt enable */
113#define UCR4_WKEN (1<<7) /* Wake interrupt enable */
114#define UCR4_REF16 (1<<6) /* Ref freq 16 MHz */
115#define UCR4_IDDMAEN (1<<6) /* DMA IDLE Condition Detected */
116#define UCR4_IRSC (1<<5) /* IR special case */
117#define UCR4_TCEN (1<<3) /* Transmit complete interrupt enable */
118#define UCR4_BKEN (1<<2) /* Break condition interrupt enable */
119#define UCR4_OREN (1<<1) /* Receiver overrun interrupt enable */
120#define UCR4_DREN (1<<0) /* Recv data ready interrupt enable */
121#define UFCR_RXTL_SHF 0 /* Receiver trigger level shift */
122#define UFCR_DCEDTE (1<<6) /* DCE/DTE mode select */
123#define UFCR_RFDIV (7<<7) /* Reference freq divider mask */
124#define UFCR_RFDIV_REG(x) (((x) < 7 ? 6 - (x) : 6) << 7)
125#define UFCR_TXTL_SHF 10 /* Transmitter trigger level shift */
126#define USR1_PARITYERR (1<<15) /* Parity error interrupt flag */
127#define USR1_RTSS (1<<14) /* RTS pin status */
128#define USR1_TRDY (1<<13) /* Transmitter ready interrupt/dma flag */
129#define USR1_RTSD (1<<12) /* RTS delta */
130#define USR1_ESCF (1<<11) /* Escape seq interrupt flag */
131#define USR1_FRAMERR (1<<10) /* Frame error interrupt flag */
132#define USR1_RRDY (1<<9) /* Receiver ready interrupt/dma flag */
133#define USR1_AGTIM (1<<8) /* Ageing timer interrupt flag */
134#define USR1_DTRD (1<<7) /* DTR Delta */
135#define USR1_RXDS (1<<6) /* Receiver idle interrupt flag */
136#define USR1_AIRINT (1<<5) /* Async IR wake interrupt flag */
137#define USR1_AWAKE (1<<4) /* Aysnc wake interrupt flag */
138#define USR2_ADET (1<<15) /* Auto baud rate detect complete */
139#define USR2_TXFE (1<<14) /* Transmit buffer FIFO empty */
140#define USR2_DTRF (1<<13) /* DTR edge interrupt flag */
141#define USR2_IDLE (1<<12) /* Idle condition */
142#define USR2_RIDELT (1<<10) /* Ring Interrupt Delta */
143#define USR2_RIIN (1<<9) /* Ring Indicator Input */
144#define USR2_IRINT (1<<8) /* Serial infrared interrupt flag */
145#define USR2_WAKE (1<<7) /* Wake */
146#define USR2_DCDIN (1<<5) /* Data Carrier Detect Input */
147#define USR2_RTSF (1<<4) /* RTS edge interrupt flag */
148#define USR2_TXDC (1<<3) /* Transmitter complete */
149#define USR2_BRCD (1<<2) /* Break condition */
150#define USR2_ORE (1<<1) /* Overrun error */
151#define USR2_RDR (1<<0) /* Recv data ready */
152#define UTS_FRCPERR (1<<13) /* Force parity error */
153#define UTS_LOOP (1<<12) /* Loop tx and rx */
154#define UTS_TXEMPTY (1<<6) /* TxFIFO empty */
155#define UTS_RXEMPTY (1<<5) /* RxFIFO empty */
156#define UTS_TXFULL (1<<4) /* TxFIFO full */
157#define UTS_RXFULL (1<<3) /* RxFIFO full */
158#define UTS_SOFTRST (1<<0) /* Software reset */
159
160/* We've been assigned a range on the "Low-density serial ports" major */
161#define SERIAL_IMX_MAJOR 207
162#define MINOR_START 16
163#define DEV_NAME "ttymxc"
164
165/*
166 * This determines how often we check the modem status signals
167 * for any change. They generally aren't connected to an IRQ
168 * so we have to poll them. We also check immediately before
169 * filling the TX fifo incase CTS has been dropped.
170 */
171#define MCTRL_TIMEOUT (250*HZ/1000)
172
173#define DRIVER_NAME "IMX-uart"
174
175#define UART_NR 8
176
177/* i.MX21 type uart runs on all i.mx except i.MX1 and i.MX6q */
178enum imx_uart_type {
179 IMX1_UART,
180 IMX21_UART,
181 IMX53_UART,
182 IMX6Q_UART,
183};
184
185/* device type dependent stuff */
186struct imx_uart_data {
187 unsigned uts_reg;
188 enum imx_uart_type devtype;
189};
190
191enum imx_tx_state {
192 OFF,
193 WAIT_AFTER_RTS,
194 SEND,
195 WAIT_AFTER_SEND,
196};
197
198struct imx_port {
199 struct uart_port port;
200 struct timer_list timer;
201 unsigned int old_status;
202 unsigned int have_rtscts:1;
203 unsigned int have_rtsgpio:1;
204 unsigned int dte_mode:1;
205 unsigned int inverted_tx:1;
206 unsigned int inverted_rx:1;
207 struct clk *clk_ipg;
208 struct clk *clk_per;
209 const struct imx_uart_data *devdata;
210
211 struct mctrl_gpios *gpios;
212
213 /* shadow registers */
214 unsigned int ucr1;
215 unsigned int ucr2;
216 unsigned int ucr3;
217 unsigned int ucr4;
218 unsigned int ufcr;
219
220 /* DMA fields */
221 unsigned int dma_is_enabled:1;
222 unsigned int dma_is_rxing:1;
223 unsigned int dma_is_txing:1;
224 struct dma_chan *dma_chan_rx, *dma_chan_tx;
225 struct scatterlist rx_sgl, tx_sgl[2];
226 void *rx_buf;
227 struct circ_buf rx_ring;
228 unsigned int rx_buf_size;
229 unsigned int rx_period_length;
230 unsigned int rx_periods;
231 dma_cookie_t rx_cookie;
232 unsigned int tx_bytes;
233 unsigned int dma_tx_nents;
234 unsigned int saved_reg[10];
235 bool context_saved;
236
237 enum imx_tx_state tx_state;
238 struct hrtimer trigger_start_tx;
239 struct hrtimer trigger_stop_tx;
240};
241
242struct imx_port_ucrs {
243 unsigned int ucr1;
244 unsigned int ucr2;
245 unsigned int ucr3;
246};
247
248static struct imx_uart_data imx_uart_devdata[] = {
249 [IMX1_UART] = {
250 .uts_reg = IMX1_UTS,
251 .devtype = IMX1_UART,
252 },
253 [IMX21_UART] = {
254 .uts_reg = IMX21_UTS,
255 .devtype = IMX21_UART,
256 },
257 [IMX53_UART] = {
258 .uts_reg = IMX21_UTS,
259 .devtype = IMX53_UART,
260 },
261 [IMX6Q_UART] = {
262 .uts_reg = IMX21_UTS,
263 .devtype = IMX6Q_UART,
264 },
265};
266
267static const struct of_device_id imx_uart_dt_ids[] = {
268 { .compatible = "fsl,imx6q-uart", .data = &imx_uart_devdata[IMX6Q_UART], },
269 { .compatible = "fsl,imx53-uart", .data = &imx_uart_devdata[IMX53_UART], },
270 { .compatible = "fsl,imx1-uart", .data = &imx_uart_devdata[IMX1_UART], },
271 { .compatible = "fsl,imx21-uart", .data = &imx_uart_devdata[IMX21_UART], },
272 { /* sentinel */ }
273};
274MODULE_DEVICE_TABLE(of, imx_uart_dt_ids);
275
276static void imx_uart_writel(struct imx_port *sport, u32 val, u32 offset)
277{
278 switch (offset) {
279 case UCR1:
280 sport->ucr1 = val;
281 break;
282 case UCR2:
283 sport->ucr2 = val;
284 break;
285 case UCR3:
286 sport->ucr3 = val;
287 break;
288 case UCR4:
289 sport->ucr4 = val;
290 break;
291 case UFCR:
292 sport->ufcr = val;
293 break;
294 default:
295 break;
296 }
297 writel(val, sport->port.membase + offset);
298}
299
300static u32 imx_uart_readl(struct imx_port *sport, u32 offset)
301{
302 switch (offset) {
303 case UCR1:
304 return sport->ucr1;
305 break;
306 case UCR2:
307 /*
308 * UCR2_SRST is the only bit in the cached registers that might
309 * differ from the value that was last written. As it only
310 * automatically becomes one after being cleared, reread
311 * conditionally.
312 */
313 if (!(sport->ucr2 & UCR2_SRST))
314 sport->ucr2 = readl(sport->port.membase + offset);
315 return sport->ucr2;
316 break;
317 case UCR3:
318 return sport->ucr3;
319 break;
320 case UCR4:
321 return sport->ucr4;
322 break;
323 case UFCR:
324 return sport->ufcr;
325 break;
326 default:
327 return readl(sport->port.membase + offset);
328 }
329}
330
331static inline unsigned imx_uart_uts_reg(struct imx_port *sport)
332{
333 return sport->devdata->uts_reg;
334}
335
336static inline int imx_uart_is_imx1(struct imx_port *sport)
337{
338 return sport->devdata->devtype == IMX1_UART;
339}
340
341static inline int imx_uart_is_imx21(struct imx_port *sport)
342{
343 return sport->devdata->devtype == IMX21_UART;
344}
345
346static inline int imx_uart_is_imx53(struct imx_port *sport)
347{
348 return sport->devdata->devtype == IMX53_UART;
349}
350
351static inline int imx_uart_is_imx6q(struct imx_port *sport)
352{
353 return sport->devdata->devtype == IMX6Q_UART;
354}
355/*
356 * Save and restore functions for UCR1, UCR2 and UCR3 registers
357 */
358#if IS_ENABLED(CONFIG_SERIAL_IMX_CONSOLE)
359static void imx_uart_ucrs_save(struct imx_port *sport,
360 struct imx_port_ucrs *ucr)
361{
362 /* save control registers */
363 ucr->ucr1 = imx_uart_readl(sport, UCR1);
364 ucr->ucr2 = imx_uart_readl(sport, UCR2);
365 ucr->ucr3 = imx_uart_readl(sport, UCR3);
366}
367
368static void imx_uart_ucrs_restore(struct imx_port *sport,
369 struct imx_port_ucrs *ucr)
370{
371 /* restore control registers */
372 imx_uart_writel(sport, ucr->ucr1, UCR1);
373 imx_uart_writel(sport, ucr->ucr2, UCR2);
374 imx_uart_writel(sport, ucr->ucr3, UCR3);
375}
376#endif
377
378/* called with port.lock taken and irqs caller dependent */
379static void imx_uart_rts_active(struct imx_port *sport, u32 *ucr2)
380{
381 *ucr2 &= ~(UCR2_CTSC | UCR2_CTS);
382
383 sport->port.mctrl |= TIOCM_RTS;
384 mctrl_gpio_set(sport->gpios, sport->port.mctrl);
385}
386
387/* called with port.lock taken and irqs caller dependent */
388static void imx_uart_rts_inactive(struct imx_port *sport, u32 *ucr2)
389{
390 *ucr2 &= ~UCR2_CTSC;
391 *ucr2 |= UCR2_CTS;
392
393 sport->port.mctrl &= ~TIOCM_RTS;
394 mctrl_gpio_set(sport->gpios, sport->port.mctrl);
395}
396
397static void start_hrtimer_ms(struct hrtimer *hrt, unsigned long msec)
398{
399 hrtimer_start(hrt, ms_to_ktime(msec), HRTIMER_MODE_REL);
400}
401
402/* called with port.lock taken and irqs off */
403static void imx_uart_start_rx(struct uart_port *port)
404{
405 struct imx_port *sport = (struct imx_port *)port;
406 unsigned int ucr1, ucr2;
407
408 ucr1 = imx_uart_readl(sport, UCR1);
409 ucr2 = imx_uart_readl(sport, UCR2);
410
411 ucr2 |= UCR2_RXEN;
412
413 if (sport->dma_is_enabled) {
414 ucr1 |= UCR1_RXDMAEN | UCR1_ATDMAEN;
415 } else {
416 ucr1 |= UCR1_RRDYEN;
417 ucr2 |= UCR2_ATEN;
418 }
419
420 /* Write UCR2 first as it includes RXEN */
421 imx_uart_writel(sport, ucr2, UCR2);
422 imx_uart_writel(sport, ucr1, UCR1);
423}
424
425/* called with port.lock taken and irqs off */
426static void imx_uart_stop_tx(struct uart_port *port)
427{
428 struct imx_port *sport = (struct imx_port *)port;
429 u32 ucr1, ucr4, usr2;
430
431 if (sport->tx_state == OFF)
432 return;
433
434 /*
435 * We are maybe in the SMP context, so if the DMA TX thread is running
436 * on other cpu, we have to wait for it to finish.
437 */
438 if (sport->dma_is_txing)
439 return;
440
441 ucr1 = imx_uart_readl(sport, UCR1);
442 imx_uart_writel(sport, ucr1 & ~UCR1_TRDYEN, UCR1);
443
444 usr2 = imx_uart_readl(sport, USR2);
445 if (!(usr2 & USR2_TXDC)) {
446 /* The shifter is still busy, so retry once TC triggers */
447 return;
448 }
449
450 ucr4 = imx_uart_readl(sport, UCR4);
451 ucr4 &= ~UCR4_TCEN;
452 imx_uart_writel(sport, ucr4, UCR4);
453
454 /* in rs485 mode disable transmitter */
455 if (port->rs485.flags & SER_RS485_ENABLED) {
456 if (sport->tx_state == SEND) {
457 sport->tx_state = WAIT_AFTER_SEND;
458 start_hrtimer_ms(&sport->trigger_stop_tx,
459 port->rs485.delay_rts_after_send);
460 return;
461 }
462
463 if (sport->tx_state == WAIT_AFTER_RTS ||
464 sport->tx_state == WAIT_AFTER_SEND) {
465 u32 ucr2;
466
467 hrtimer_try_to_cancel(&sport->trigger_start_tx);
468
469 ucr2 = imx_uart_readl(sport, UCR2);
470 if (port->rs485.flags & SER_RS485_RTS_AFTER_SEND)
471 imx_uart_rts_active(sport, &ucr2);
472 else
473 imx_uart_rts_inactive(sport, &ucr2);
474 imx_uart_writel(sport, ucr2, UCR2);
475
476 imx_uart_start_rx(port);
477
478 sport->tx_state = OFF;
479 }
480 } else {
481 sport->tx_state = OFF;
482 }
483}
484
485/* called with port.lock taken and irqs off */
486static void imx_uart_stop_rx(struct uart_port *port)
487{
488 struct imx_port *sport = (struct imx_port *)port;
489 u32 ucr1, ucr2;
490
491 ucr1 = imx_uart_readl(sport, UCR1);
492 ucr2 = imx_uart_readl(sport, UCR2);
493
494 if (sport->dma_is_enabled) {
495 ucr1 &= ~(UCR1_RXDMAEN | UCR1_ATDMAEN);
496 } else {
497 ucr1 &= ~UCR1_RRDYEN;
498 ucr2 &= ~UCR2_ATEN;
499 }
500 imx_uart_writel(sport, ucr1, UCR1);
501
502 ucr2 &= ~UCR2_RXEN;
503 imx_uart_writel(sport, ucr2, UCR2);
504}
505
506/* called with port.lock taken and irqs off */
507static void imx_uart_enable_ms(struct uart_port *port)
508{
509 struct imx_port *sport = (struct imx_port *)port;
510
511 mod_timer(&sport->timer, jiffies);
512
513 mctrl_gpio_enable_ms(sport->gpios);
514}
515
516static void imx_uart_dma_tx(struct imx_port *sport);
517
518/* called with port.lock taken and irqs off */
519static inline void imx_uart_transmit_buffer(struct imx_port *sport)
520{
521 struct circ_buf *xmit = &sport->port.state->xmit;
522
523 if (sport->port.x_char) {
524 /* Send next char */
525 imx_uart_writel(sport, sport->port.x_char, URTX0);
526 sport->port.icount.tx++;
527 sport->port.x_char = 0;
528 return;
529 }
530
531 if (uart_circ_empty(xmit) || uart_tx_stopped(&sport->port)) {
532 imx_uart_stop_tx(&sport->port);
533 return;
534 }
535
536 if (sport->dma_is_enabled) {
537 u32 ucr1;
538 /*
539 * We've just sent a X-char Ensure the TX DMA is enabled
540 * and the TX IRQ is disabled.
541 **/
542 ucr1 = imx_uart_readl(sport, UCR1);
543 ucr1 &= ~UCR1_TRDYEN;
544 if (sport->dma_is_txing) {
545 ucr1 |= UCR1_TXDMAEN;
546 imx_uart_writel(sport, ucr1, UCR1);
547 } else {
548 imx_uart_writel(sport, ucr1, UCR1);
549 imx_uart_dma_tx(sport);
550 }
551
552 return;
553 }
554
555 while (!uart_circ_empty(xmit) &&
556 !(imx_uart_readl(sport, imx_uart_uts_reg(sport)) & UTS_TXFULL)) {
557 /* send xmit->buf[xmit->tail]
558 * out the port here */
559 imx_uart_writel(sport, xmit->buf[xmit->tail], URTX0);
560 xmit->tail = (xmit->tail + 1) & (UART_XMIT_SIZE - 1);
561 sport->port.icount.tx++;
562 }
563
564 if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)
565 uart_write_wakeup(&sport->port);
566
567 if (uart_circ_empty(xmit))
568 imx_uart_stop_tx(&sport->port);
569}
570
571static void imx_uart_dma_tx_callback(void *data)
572{
573 struct imx_port *sport = data;
574 struct scatterlist *sgl = &sport->tx_sgl[0];
575 struct circ_buf *xmit = &sport->port.state->xmit;
576 unsigned long flags;
577 u32 ucr1;
578
579 spin_lock_irqsave(&sport->port.lock, flags);
580
581 dma_unmap_sg(sport->port.dev, sgl, sport->dma_tx_nents, DMA_TO_DEVICE);
582
583 ucr1 = imx_uart_readl(sport, UCR1);
584 ucr1 &= ~UCR1_TXDMAEN;
585 imx_uart_writel(sport, ucr1, UCR1);
586
587 /* update the stat */
588 xmit->tail = (xmit->tail + sport->tx_bytes) & (UART_XMIT_SIZE - 1);
589 sport->port.icount.tx += sport->tx_bytes;
590
591 dev_dbg(sport->port.dev, "we finish the TX DMA.\n");
592
593 sport->dma_is_txing = 0;
594
595 if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)
596 uart_write_wakeup(&sport->port);
597
598 if (!uart_circ_empty(xmit) && !uart_tx_stopped(&sport->port))
599 imx_uart_dma_tx(sport);
600 else if (sport->port.rs485.flags & SER_RS485_ENABLED) {
601 u32 ucr4 = imx_uart_readl(sport, UCR4);
602 ucr4 |= UCR4_TCEN;
603 imx_uart_writel(sport, ucr4, UCR4);
604 }
605
606 spin_unlock_irqrestore(&sport->port.lock, flags);
607}
608
609/* called with port.lock taken and irqs off */
610static void imx_uart_dma_tx(struct imx_port *sport)
611{
612 struct circ_buf *xmit = &sport->port.state->xmit;
613 struct scatterlist *sgl = sport->tx_sgl;
614 struct dma_async_tx_descriptor *desc;
615 struct dma_chan *chan = sport->dma_chan_tx;
616 struct device *dev = sport->port.dev;
617 u32 ucr1, ucr4;
618 int ret;
619
620 if (sport->dma_is_txing)
621 return;
622
623 ucr4 = imx_uart_readl(sport, UCR4);
624 ucr4 &= ~UCR4_TCEN;
625 imx_uart_writel(sport, ucr4, UCR4);
626
627 sport->tx_bytes = uart_circ_chars_pending(xmit);
628
629 if (xmit->tail < xmit->head || xmit->head == 0) {
630 sport->dma_tx_nents = 1;
631 sg_init_one(sgl, xmit->buf + xmit->tail, sport->tx_bytes);
632 } else {
633 sport->dma_tx_nents = 2;
634 sg_init_table(sgl, 2);
635 sg_set_buf(sgl, xmit->buf + xmit->tail,
636 UART_XMIT_SIZE - xmit->tail);
637 sg_set_buf(sgl + 1, xmit->buf, xmit->head);
638 }
639
640 ret = dma_map_sg(dev, sgl, sport->dma_tx_nents, DMA_TO_DEVICE);
641 if (ret == 0) {
642 dev_err(dev, "DMA mapping error for TX.\n");
643 return;
644 }
645 desc = dmaengine_prep_slave_sg(chan, sgl, ret,
646 DMA_MEM_TO_DEV, DMA_PREP_INTERRUPT);
647 if (!desc) {
648 dma_unmap_sg(dev, sgl, sport->dma_tx_nents,
649 DMA_TO_DEVICE);
650 dev_err(dev, "We cannot prepare for the TX slave dma!\n");
651 return;
652 }
653 desc->callback = imx_uart_dma_tx_callback;
654 desc->callback_param = sport;
655
656 dev_dbg(dev, "TX: prepare to send %lu bytes by DMA.\n",
657 uart_circ_chars_pending(xmit));
658
659 ucr1 = imx_uart_readl(sport, UCR1);
660 ucr1 |= UCR1_TXDMAEN;
661 imx_uart_writel(sport, ucr1, UCR1);
662
663 /* fire it */
664 sport->dma_is_txing = 1;
665 dmaengine_submit(desc);
666 dma_async_issue_pending(chan);
667 return;
668}
669
670/* called with port.lock taken and irqs off */
671static void imx_uart_start_tx(struct uart_port *port)
672{
673 struct imx_port *sport = (struct imx_port *)port;
674 u32 ucr1;
675
676 if (!sport->port.x_char && uart_circ_empty(&port->state->xmit))
677 return;
678
679 /*
680 * We cannot simply do nothing here if sport->tx_state == SEND already
681 * because UCR1_TXMPTYEN might already have been cleared in
682 * imx_uart_stop_tx(), but tx_state is still SEND.
683 */
684
685 if (port->rs485.flags & SER_RS485_ENABLED) {
686 if (sport->tx_state == OFF) {
687 u32 ucr2 = imx_uart_readl(sport, UCR2);
688 if (port->rs485.flags & SER_RS485_RTS_ON_SEND)
689 imx_uart_rts_active(sport, &ucr2);
690 else
691 imx_uart_rts_inactive(sport, &ucr2);
692 imx_uart_writel(sport, ucr2, UCR2);
693
694 if (!(port->rs485.flags & SER_RS485_RX_DURING_TX))
695 imx_uart_stop_rx(port);
696
697 sport->tx_state = WAIT_AFTER_RTS;
698 start_hrtimer_ms(&sport->trigger_start_tx,
699 port->rs485.delay_rts_before_send);
700 return;
701 }
702
703 if (sport->tx_state == WAIT_AFTER_SEND
704 || sport->tx_state == WAIT_AFTER_RTS) {
705
706 hrtimer_try_to_cancel(&sport->trigger_stop_tx);
707
708 /*
709 * Enable transmitter and shifter empty irq only if DMA
710 * is off. In the DMA case this is done in the
711 * tx-callback.
712 */
713 if (!sport->dma_is_enabled) {
714 u32 ucr4 = imx_uart_readl(sport, UCR4);
715 ucr4 |= UCR4_TCEN;
716 imx_uart_writel(sport, ucr4, UCR4);
717 }
718
719 sport->tx_state = SEND;
720 }
721 } else {
722 sport->tx_state = SEND;
723 }
724
725 if (!sport->dma_is_enabled) {
726 ucr1 = imx_uart_readl(sport, UCR1);
727 imx_uart_writel(sport, ucr1 | UCR1_TRDYEN, UCR1);
728 }
729
730 if (sport->dma_is_enabled) {
731 if (sport->port.x_char) {
732 /* We have X-char to send, so enable TX IRQ and
733 * disable TX DMA to let TX interrupt to send X-char */
734 ucr1 = imx_uart_readl(sport, UCR1);
735 ucr1 &= ~UCR1_TXDMAEN;
736 ucr1 |= UCR1_TRDYEN;
737 imx_uart_writel(sport, ucr1, UCR1);
738 return;
739 }
740
741 if (!uart_circ_empty(&port->state->xmit) &&
742 !uart_tx_stopped(port))
743 imx_uart_dma_tx(sport);
744 return;
745 }
746}
747
748static irqreturn_t __imx_uart_rtsint(int irq, void *dev_id)
749{
750 struct imx_port *sport = dev_id;
751 u32 usr1;
752
753 imx_uart_writel(sport, USR1_RTSD, USR1);
754 usr1 = imx_uart_readl(sport, USR1) & USR1_RTSS;
755 uart_handle_cts_change(&sport->port, !!usr1);
756 wake_up_interruptible(&sport->port.state->port.delta_msr_wait);
757
758 return IRQ_HANDLED;
759}
760
761static irqreturn_t imx_uart_rtsint(int irq, void *dev_id)
762{
763 struct imx_port *sport = dev_id;
764 irqreturn_t ret;
765
766 spin_lock(&sport->port.lock);
767
768 ret = __imx_uart_rtsint(irq, dev_id);
769
770 spin_unlock(&sport->port.lock);
771
772 return ret;
773}
774
775static irqreturn_t imx_uart_txint(int irq, void *dev_id)
776{
777 struct imx_port *sport = dev_id;
778
779 spin_lock(&sport->port.lock);
780 imx_uart_transmit_buffer(sport);
781 spin_unlock(&sport->port.lock);
782 return IRQ_HANDLED;
783}
784
785static irqreturn_t __imx_uart_rxint(int irq, void *dev_id)
786{
787 struct imx_port *sport = dev_id;
788 unsigned int rx, flg, ignored = 0;
789 struct tty_port *port = &sport->port.state->port;
790
791 while (imx_uart_readl(sport, USR2) & USR2_RDR) {
792 u32 usr2;
793
794 flg = TTY_NORMAL;
795 sport->port.icount.rx++;
796
797 rx = imx_uart_readl(sport, URXD0);
798
799 usr2 = imx_uart_readl(sport, USR2);
800 if (usr2 & USR2_BRCD) {
801 imx_uart_writel(sport, USR2_BRCD, USR2);
802 if (uart_handle_break(&sport->port))
803 continue;
804 }
805
806 if (uart_handle_sysrq_char(&sport->port, (unsigned char)rx))
807 continue;
808
809 if (unlikely(rx & URXD_ERR)) {
810 if (rx & URXD_BRK)
811 sport->port.icount.brk++;
812 else if (rx & URXD_PRERR)
813 sport->port.icount.parity++;
814 else if (rx & URXD_FRMERR)
815 sport->port.icount.frame++;
816 if (rx & URXD_OVRRUN)
817 sport->port.icount.overrun++;
818
819 if (rx & sport->port.ignore_status_mask) {
820 if (++ignored > 100)
821 goto out;
822 continue;
823 }
824
825 rx &= (sport->port.read_status_mask | 0xFF);
826
827 if (rx & URXD_BRK)
828 flg = TTY_BREAK;
829 else if (rx & URXD_PRERR)
830 flg = TTY_PARITY;
831 else if (rx & URXD_FRMERR)
832 flg = TTY_FRAME;
833 if (rx & URXD_OVRRUN)
834 flg = TTY_OVERRUN;
835
836 sport->port.sysrq = 0;
837 }
838
839 if (sport->port.ignore_status_mask & URXD_DUMMY_READ)
840 goto out;
841
842 if (tty_insert_flip_char(port, rx, flg) == 0)
843 sport->port.icount.buf_overrun++;
844 }
845
846out:
847 tty_flip_buffer_push(port);
848
849 return IRQ_HANDLED;
850}
851
852static irqreturn_t imx_uart_rxint(int irq, void *dev_id)
853{
854 struct imx_port *sport = dev_id;
855 irqreturn_t ret;
856
857 spin_lock(&sport->port.lock);
858
859 ret = __imx_uart_rxint(irq, dev_id);
860
861 spin_unlock(&sport->port.lock);
862
863 return ret;
864}
865
866static void imx_uart_clear_rx_errors(struct imx_port *sport);
867
868/*
869 * We have a modem side uart, so the meanings of RTS and CTS are inverted.
870 */
871static unsigned int imx_uart_get_hwmctrl(struct imx_port *sport)
872{
873 unsigned int tmp = TIOCM_DSR;
874 unsigned usr1 = imx_uart_readl(sport, USR1);
875 unsigned usr2 = imx_uart_readl(sport, USR2);
876
877 if (usr1 & USR1_RTSS)
878 tmp |= TIOCM_CTS;
879
880 /* in DCE mode DCDIN is always 0 */
881 if (!(usr2 & USR2_DCDIN))
882 tmp |= TIOCM_CAR;
883
884 if (sport->dte_mode)
885 if (!(imx_uart_readl(sport, USR2) & USR2_RIIN))
886 tmp |= TIOCM_RI;
887
888 return tmp;
889}
890
891/*
892 * Handle any change of modem status signal since we were last called.
893 */
894static void imx_uart_mctrl_check(struct imx_port *sport)
895{
896 unsigned int status, changed;
897
898 status = imx_uart_get_hwmctrl(sport);
899 changed = status ^ sport->old_status;
900
901 if (changed == 0)
902 return;
903
904 sport->old_status = status;
905
906 if (changed & TIOCM_RI && status & TIOCM_RI)
907 sport->port.icount.rng++;
908 if (changed & TIOCM_DSR)
909 sport->port.icount.dsr++;
910 if (changed & TIOCM_CAR)
911 uart_handle_dcd_change(&sport->port, status & TIOCM_CAR);
912 if (changed & TIOCM_CTS)
913 uart_handle_cts_change(&sport->port, status & TIOCM_CTS);
914
915 wake_up_interruptible(&sport->port.state->port.delta_msr_wait);
916}
917
918static irqreturn_t imx_uart_int(int irq, void *dev_id)
919{
920 struct imx_port *sport = dev_id;
921 unsigned int usr1, usr2, ucr1, ucr2, ucr3, ucr4;
922 irqreturn_t ret = IRQ_NONE;
923
924 spin_lock(&sport->port.lock);
925
926 usr1 = imx_uart_readl(sport, USR1);
927 usr2 = imx_uart_readl(sport, USR2);
928 ucr1 = imx_uart_readl(sport, UCR1);
929 ucr2 = imx_uart_readl(sport, UCR2);
930 ucr3 = imx_uart_readl(sport, UCR3);
931 ucr4 = imx_uart_readl(sport, UCR4);
932
933 /*
934 * Even if a condition is true that can trigger an irq only handle it if
935 * the respective irq source is enabled. This prevents some undesired
936 * actions, for example if a character that sits in the RX FIFO and that
937 * should be fetched via DMA is tried to be fetched using PIO. Or the
938 * receiver is currently off and so reading from URXD0 results in an
939 * exception. So just mask the (raw) status bits for disabled irqs.
940 */
941 if ((ucr1 & UCR1_RRDYEN) == 0)
942 usr1 &= ~USR1_RRDY;
943 if ((ucr2 & UCR2_ATEN) == 0)
944 usr1 &= ~USR1_AGTIM;
945 if ((ucr1 & UCR1_TRDYEN) == 0)
946 usr1 &= ~USR1_TRDY;
947 if ((ucr4 & UCR4_TCEN) == 0)
948 usr2 &= ~USR2_TXDC;
949 if ((ucr3 & UCR3_DTRDEN) == 0)
950 usr1 &= ~USR1_DTRD;
951 if ((ucr1 & UCR1_RTSDEN) == 0)
952 usr1 &= ~USR1_RTSD;
953 if ((ucr3 & UCR3_AWAKEN) == 0)
954 usr1 &= ~USR1_AWAKE;
955 if ((ucr4 & UCR4_OREN) == 0)
956 usr2 &= ~USR2_ORE;
957
958 if (usr1 & (USR1_RRDY | USR1_AGTIM)) {
959 imx_uart_writel(sport, USR1_AGTIM, USR1);
960
961 __imx_uart_rxint(irq, dev_id);
962 ret = IRQ_HANDLED;
963 }
964
965 if ((usr1 & USR1_TRDY) || (usr2 & USR2_TXDC)) {
966 imx_uart_transmit_buffer(sport);
967 ret = IRQ_HANDLED;
968 }
969
970 if (usr1 & USR1_DTRD) {
971 imx_uart_writel(sport, USR1_DTRD, USR1);
972
973 imx_uart_mctrl_check(sport);
974
975 ret = IRQ_HANDLED;
976 }
977
978 if (usr1 & USR1_RTSD) {
979 __imx_uart_rtsint(irq, dev_id);
980 ret = IRQ_HANDLED;
981 }
982
983 if (usr1 & USR1_AWAKE) {
984 imx_uart_writel(sport, USR1_AWAKE, USR1);
985 ret = IRQ_HANDLED;
986 }
987
988 if (usr2 & USR2_ORE) {
989 sport->port.icount.overrun++;
990 imx_uart_writel(sport, USR2_ORE, USR2);
991 ret = IRQ_HANDLED;
992 }
993
994 spin_unlock(&sport->port.lock);
995
996 return ret;
997}
998
999/*
1000 * Return TIOCSER_TEMT when transmitter is not busy.
1001 */
1002static unsigned int imx_uart_tx_empty(struct uart_port *port)
1003{
1004 struct imx_port *sport = (struct imx_port *)port;
1005 unsigned int ret;
1006
1007 ret = (imx_uart_readl(sport, USR2) & USR2_TXDC) ? TIOCSER_TEMT : 0;
1008
1009 /* If the TX DMA is working, return 0. */
1010 if (sport->dma_is_txing)
1011 ret = 0;
1012
1013 return ret;
1014}
1015
1016/* called with port.lock taken and irqs off */
1017static unsigned int imx_uart_get_mctrl(struct uart_port *port)
1018{
1019 struct imx_port *sport = (struct imx_port *)port;
1020 unsigned int ret = imx_uart_get_hwmctrl(sport);
1021
1022 mctrl_gpio_get(sport->gpios, &ret);
1023
1024 return ret;
1025}
1026
1027/* called with port.lock taken and irqs off */
1028static void imx_uart_set_mctrl(struct uart_port *port, unsigned int mctrl)
1029{
1030 struct imx_port *sport = (struct imx_port *)port;
1031 u32 ucr3, uts;
1032
1033 if (!(port->rs485.flags & SER_RS485_ENABLED)) {
1034 u32 ucr2;
1035
1036 /*
1037 * Turn off autoRTS if RTS is lowered and restore autoRTS
1038 * setting if RTS is raised.
1039 */
1040 ucr2 = imx_uart_readl(sport, UCR2);
1041 ucr2 &= ~(UCR2_CTS | UCR2_CTSC);
1042 if (mctrl & TIOCM_RTS) {
1043 ucr2 |= UCR2_CTS;
1044 /*
1045 * UCR2_IRTS is unset if and only if the port is
1046 * configured for CRTSCTS, so we use inverted UCR2_IRTS
1047 * to get the state to restore to.
1048 */
1049 if (!(ucr2 & UCR2_IRTS))
1050 ucr2 |= UCR2_CTSC;
1051 }
1052 imx_uart_writel(sport, ucr2, UCR2);
1053 }
1054
1055 ucr3 = imx_uart_readl(sport, UCR3) & ~UCR3_DSR;
1056 if (!(mctrl & TIOCM_DTR))
1057 ucr3 |= UCR3_DSR;
1058 imx_uart_writel(sport, ucr3, UCR3);
1059
1060 uts = imx_uart_readl(sport, imx_uart_uts_reg(sport)) & ~UTS_LOOP;
1061 if (mctrl & TIOCM_LOOP)
1062 uts |= UTS_LOOP;
1063 imx_uart_writel(sport, uts, imx_uart_uts_reg(sport));
1064
1065 mctrl_gpio_set(sport->gpios, mctrl);
1066}
1067
1068/*
1069 * Interrupts always disabled.
1070 */
1071static void imx_uart_break_ctl(struct uart_port *port, int break_state)
1072{
1073 struct imx_port *sport = (struct imx_port *)port;
1074 unsigned long flags;
1075 u32 ucr1;
1076
1077 spin_lock_irqsave(&sport->port.lock, flags);
1078
1079 ucr1 = imx_uart_readl(sport, UCR1) & ~UCR1_SNDBRK;
1080
1081 if (break_state != 0)
1082 ucr1 |= UCR1_SNDBRK;
1083
1084 imx_uart_writel(sport, ucr1, UCR1);
1085
1086 spin_unlock_irqrestore(&sport->port.lock, flags);
1087}
1088
1089/*
1090 * This is our per-port timeout handler, for checking the
1091 * modem status signals.
1092 */
1093static void imx_uart_timeout(struct timer_list *t)
1094{
1095 struct imx_port *sport = from_timer(sport, t, timer);
1096 unsigned long flags;
1097
1098 if (sport->port.state) {
1099 spin_lock_irqsave(&sport->port.lock, flags);
1100 imx_uart_mctrl_check(sport);
1101 spin_unlock_irqrestore(&sport->port.lock, flags);
1102
1103 mod_timer(&sport->timer, jiffies + MCTRL_TIMEOUT);
1104 }
1105}
1106
1107/*
1108 * There are two kinds of RX DMA interrupts(such as in the MX6Q):
1109 * [1] the RX DMA buffer is full.
1110 * [2] the aging timer expires
1111 *
1112 * Condition [2] is triggered when a character has been sitting in the FIFO
1113 * for at least 8 byte durations.
1114 */
1115static void imx_uart_dma_rx_callback(void *data)
1116{
1117 struct imx_port *sport = data;
1118 struct dma_chan *chan = sport->dma_chan_rx;
1119 struct scatterlist *sgl = &sport->rx_sgl;
1120 struct tty_port *port = &sport->port.state->port;
1121 struct dma_tx_state state;
1122 struct circ_buf *rx_ring = &sport->rx_ring;
1123 enum dma_status status;
1124 unsigned int w_bytes = 0;
1125 unsigned int r_bytes;
1126 unsigned int bd_size;
1127
1128 status = dmaengine_tx_status(chan, sport->rx_cookie, &state);
1129
1130 if (status == DMA_ERROR) {
1131 imx_uart_clear_rx_errors(sport);
1132 return;
1133 }
1134
1135 if (!(sport->port.ignore_status_mask & URXD_DUMMY_READ)) {
1136
1137 /*
1138 * The state-residue variable represents the empty space
1139 * relative to the entire buffer. Taking this in consideration
1140 * the head is always calculated base on the buffer total
1141 * length - DMA transaction residue. The UART script from the
1142 * SDMA firmware will jump to the next buffer descriptor,
1143 * once a DMA transaction if finalized (IMX53 RM - A.4.1.2.4).
1144 * Taking this in consideration the tail is always at the
1145 * beginning of the buffer descriptor that contains the head.
1146 */
1147
1148 /* Calculate the head */
1149 rx_ring->head = sg_dma_len(sgl) - state.residue;
1150
1151 /* Calculate the tail. */
1152 bd_size = sg_dma_len(sgl) / sport->rx_periods;
1153 rx_ring->tail = ((rx_ring->head-1) / bd_size) * bd_size;
1154
1155 if (rx_ring->head <= sg_dma_len(sgl) &&
1156 rx_ring->head > rx_ring->tail) {
1157
1158 /* Move data from tail to head */
1159 r_bytes = rx_ring->head - rx_ring->tail;
1160
1161 /* CPU claims ownership of RX DMA buffer */
1162 dma_sync_sg_for_cpu(sport->port.dev, sgl, 1,
1163 DMA_FROM_DEVICE);
1164
1165 w_bytes = tty_insert_flip_string(port,
1166 sport->rx_buf + rx_ring->tail, r_bytes);
1167
1168 /* UART retrieves ownership of RX DMA buffer */
1169 dma_sync_sg_for_device(sport->port.dev, sgl, 1,
1170 DMA_FROM_DEVICE);
1171
1172 if (w_bytes != r_bytes)
1173 sport->port.icount.buf_overrun++;
1174
1175 sport->port.icount.rx += w_bytes;
1176 } else {
1177 WARN_ON(rx_ring->head > sg_dma_len(sgl));
1178 WARN_ON(rx_ring->head <= rx_ring->tail);
1179 }
1180 }
1181
1182 if (w_bytes) {
1183 tty_flip_buffer_push(port);
1184 dev_dbg(sport->port.dev, "We get %d bytes.\n", w_bytes);
1185 }
1186}
1187
1188static int imx_uart_start_rx_dma(struct imx_port *sport)
1189{
1190 struct scatterlist *sgl = &sport->rx_sgl;
1191 struct dma_chan *chan = sport->dma_chan_rx;
1192 struct device *dev = sport->port.dev;
1193 struct dma_async_tx_descriptor *desc;
1194 int ret;
1195
1196 sport->rx_ring.head = 0;
1197 sport->rx_ring.tail = 0;
1198
1199 sg_init_one(sgl, sport->rx_buf, sport->rx_buf_size);
1200 ret = dma_map_sg(dev, sgl, 1, DMA_FROM_DEVICE);
1201 if (ret == 0) {
1202 dev_err(dev, "DMA mapping error for RX.\n");
1203 return -EINVAL;
1204 }
1205
1206 desc = dmaengine_prep_dma_cyclic(chan, sg_dma_address(sgl),
1207 sg_dma_len(sgl), sg_dma_len(sgl) / sport->rx_periods,
1208 DMA_DEV_TO_MEM, DMA_PREP_INTERRUPT);
1209
1210 if (!desc) {
1211 dma_unmap_sg(dev, sgl, 1, DMA_FROM_DEVICE);
1212 dev_err(dev, "We cannot prepare for the RX slave dma!\n");
1213 return -EINVAL;
1214 }
1215 desc->callback = imx_uart_dma_rx_callback;
1216 desc->callback_param = sport;
1217
1218 dev_dbg(dev, "RX: prepare for the DMA.\n");
1219 sport->dma_is_rxing = 1;
1220 sport->rx_cookie = dmaengine_submit(desc);
1221 dma_async_issue_pending(chan);
1222 return 0;
1223}
1224
1225static void imx_uart_clear_rx_errors(struct imx_port *sport)
1226{
1227 struct tty_port *port = &sport->port.state->port;
1228 u32 usr1, usr2;
1229
1230 usr1 = imx_uart_readl(sport, USR1);
1231 usr2 = imx_uart_readl(sport, USR2);
1232
1233 if (usr2 & USR2_BRCD) {
1234 sport->port.icount.brk++;
1235 imx_uart_writel(sport, USR2_BRCD, USR2);
1236 uart_handle_break(&sport->port);
1237 if (tty_insert_flip_char(port, 0, TTY_BREAK) == 0)
1238 sport->port.icount.buf_overrun++;
1239 tty_flip_buffer_push(port);
1240 } else {
1241 if (usr1 & USR1_FRAMERR) {
1242 sport->port.icount.frame++;
1243 imx_uart_writel(sport, USR1_FRAMERR, USR1);
1244 } else if (usr1 & USR1_PARITYERR) {
1245 sport->port.icount.parity++;
1246 imx_uart_writel(sport, USR1_PARITYERR, USR1);
1247 }
1248 }
1249
1250 if (usr2 & USR2_ORE) {
1251 sport->port.icount.overrun++;
1252 imx_uart_writel(sport, USR2_ORE, USR2);
1253 }
1254
1255}
1256
1257#define TXTL_DEFAULT 2 /* reset default */
1258#define RXTL_DEFAULT 1 /* reset default */
1259#define TXTL_DMA 8 /* DMA burst setting */
1260#define RXTL_DMA 9 /* DMA burst setting */
1261
1262static void imx_uart_setup_ufcr(struct imx_port *sport,
1263 unsigned char txwl, unsigned char rxwl)
1264{
1265 unsigned int val;
1266
1267 /* set receiver / transmitter trigger level */
1268 val = imx_uart_readl(sport, UFCR) & (UFCR_RFDIV | UFCR_DCEDTE);
1269 val |= txwl << UFCR_TXTL_SHF | rxwl;
1270 imx_uart_writel(sport, val, UFCR);
1271}
1272
1273static void imx_uart_dma_exit(struct imx_port *sport)
1274{
1275 if (sport->dma_chan_rx) {
1276 dmaengine_terminate_sync(sport->dma_chan_rx);
1277 dma_release_channel(sport->dma_chan_rx);
1278 sport->dma_chan_rx = NULL;
1279 sport->rx_cookie = -EINVAL;
1280 kfree(sport->rx_buf);
1281 sport->rx_buf = NULL;
1282 }
1283
1284 if (sport->dma_chan_tx) {
1285 dmaengine_terminate_sync(sport->dma_chan_tx);
1286 dma_release_channel(sport->dma_chan_tx);
1287 sport->dma_chan_tx = NULL;
1288 }
1289}
1290
1291static int imx_uart_dma_init(struct imx_port *sport)
1292{
1293 struct dma_slave_config slave_config = {};
1294 struct device *dev = sport->port.dev;
1295 int ret;
1296
1297 /* Prepare for RX : */
1298 sport->dma_chan_rx = dma_request_slave_channel(dev, "rx");
1299 if (!sport->dma_chan_rx) {
1300 dev_dbg(dev, "cannot get the DMA channel.\n");
1301 ret = -EINVAL;
1302 goto err;
1303 }
1304
1305 slave_config.direction = DMA_DEV_TO_MEM;
1306 slave_config.src_addr = sport->port.mapbase + URXD0;
1307 slave_config.src_addr_width = DMA_SLAVE_BUSWIDTH_1_BYTE;
1308 /* one byte less than the watermark level to enable the aging timer */
1309 slave_config.src_maxburst = RXTL_DMA - 1;
1310 ret = dmaengine_slave_config(sport->dma_chan_rx, &slave_config);
1311 if (ret) {
1312 dev_err(dev, "error in RX dma configuration.\n");
1313 goto err;
1314 }
1315
1316 sport->rx_buf_size = sport->rx_period_length * sport->rx_periods;
1317 sport->rx_buf = kzalloc(sport->rx_buf_size, GFP_KERNEL);
1318 if (!sport->rx_buf) {
1319 ret = -ENOMEM;
1320 goto err;
1321 }
1322 sport->rx_ring.buf = sport->rx_buf;
1323
1324 /* Prepare for TX : */
1325 sport->dma_chan_tx = dma_request_slave_channel(dev, "tx");
1326 if (!sport->dma_chan_tx) {
1327 dev_err(dev, "cannot get the TX DMA channel!\n");
1328 ret = -EINVAL;
1329 goto err;
1330 }
1331
1332 slave_config.direction = DMA_MEM_TO_DEV;
1333 slave_config.dst_addr = sport->port.mapbase + URTX0;
1334 slave_config.dst_addr_width = DMA_SLAVE_BUSWIDTH_1_BYTE;
1335 slave_config.dst_maxburst = TXTL_DMA;
1336 ret = dmaengine_slave_config(sport->dma_chan_tx, &slave_config);
1337 if (ret) {
1338 dev_err(dev, "error in TX dma configuration.");
1339 goto err;
1340 }
1341
1342 return 0;
1343err:
1344 imx_uart_dma_exit(sport);
1345 return ret;
1346}
1347
1348static void imx_uart_enable_dma(struct imx_port *sport)
1349{
1350 u32 ucr1;
1351
1352 imx_uart_setup_ufcr(sport, TXTL_DMA, RXTL_DMA);
1353
1354 /* set UCR1 */
1355 ucr1 = imx_uart_readl(sport, UCR1);
1356 ucr1 |= UCR1_RXDMAEN | UCR1_TXDMAEN | UCR1_ATDMAEN;
1357 imx_uart_writel(sport, ucr1, UCR1);
1358
1359 sport->dma_is_enabled = 1;
1360}
1361
1362static void imx_uart_disable_dma(struct imx_port *sport)
1363{
1364 u32 ucr1;
1365
1366 /* clear UCR1 */
1367 ucr1 = imx_uart_readl(sport, UCR1);
1368 ucr1 &= ~(UCR1_RXDMAEN | UCR1_TXDMAEN | UCR1_ATDMAEN);
1369 imx_uart_writel(sport, ucr1, UCR1);
1370
1371 imx_uart_setup_ufcr(sport, TXTL_DEFAULT, RXTL_DEFAULT);
1372
1373 sport->dma_is_enabled = 0;
1374}
1375
1376/* half the RX buffer size */
1377#define CTSTL 16
1378
1379static int imx_uart_startup(struct uart_port *port)
1380{
1381 struct imx_port *sport = (struct imx_port *)port;
1382 int retval, i;
1383 unsigned long flags;
1384 int dma_is_inited = 0;
1385 u32 ucr1, ucr2, ucr3, ucr4;
1386
1387 retval = clk_prepare_enable(sport->clk_per);
1388 if (retval)
1389 return retval;
1390 retval = clk_prepare_enable(sport->clk_ipg);
1391 if (retval) {
1392 clk_disable_unprepare(sport->clk_per);
1393 return retval;
1394 }
1395
1396 imx_uart_setup_ufcr(sport, TXTL_DEFAULT, RXTL_DEFAULT);
1397
1398 /* disable the DREN bit (Data Ready interrupt enable) before
1399 * requesting IRQs
1400 */
1401 ucr4 = imx_uart_readl(sport, UCR4);
1402
1403 /* set the trigger level for CTS */
1404 ucr4 &= ~(UCR4_CTSTL_MASK << UCR4_CTSTL_SHF);
1405 ucr4 |= CTSTL << UCR4_CTSTL_SHF;
1406
1407 imx_uart_writel(sport, ucr4 & ~UCR4_DREN, UCR4);
1408
1409 /* Can we enable the DMA support? */
1410 if (!uart_console(port) && imx_uart_dma_init(sport) == 0)
1411 dma_is_inited = 1;
1412
1413 spin_lock_irqsave(&sport->port.lock, flags);
1414 /* Reset fifo's and state machines */
1415 i = 100;
1416
1417 ucr2 = imx_uart_readl(sport, UCR2);
1418 ucr2 &= ~UCR2_SRST;
1419 imx_uart_writel(sport, ucr2, UCR2);
1420
1421 while (!(imx_uart_readl(sport, UCR2) & UCR2_SRST) && (--i > 0))
1422 udelay(1);
1423
1424 /*
1425 * Finally, clear and enable interrupts
1426 */
1427 imx_uart_writel(sport, USR1_RTSD | USR1_DTRD, USR1);
1428 imx_uart_writel(sport, USR2_ORE, USR2);
1429
1430 ucr1 = imx_uart_readl(sport, UCR1) & ~UCR1_RRDYEN;
1431 ucr1 |= UCR1_UARTEN;
1432 if (sport->have_rtscts)
1433 ucr1 |= UCR1_RTSDEN;
1434
1435 imx_uart_writel(sport, ucr1, UCR1);
1436
1437 ucr4 = imx_uart_readl(sport, UCR4) & ~(UCR4_OREN | UCR4_INVR);
1438 if (!sport->dma_is_enabled)
1439 ucr4 |= UCR4_OREN;
1440 if (sport->inverted_rx)
1441 ucr4 |= UCR4_INVR;
1442 imx_uart_writel(sport, ucr4, UCR4);
1443
1444 ucr3 = imx_uart_readl(sport, UCR3) & ~UCR3_INVT;
1445 /*
1446 * configure tx polarity before enabling tx
1447 */
1448 if (sport->inverted_tx)
1449 ucr3 |= UCR3_INVT;
1450
1451 if (!imx_uart_is_imx1(sport)) {
1452 ucr3 |= UCR3_DTRDEN | UCR3_RI | UCR3_DCD;
1453
1454 if (sport->dte_mode)
1455 /* disable broken interrupts */
1456 ucr3 &= ~(UCR3_RI | UCR3_DCD);
1457 }
1458 imx_uart_writel(sport, ucr3, UCR3);
1459
1460 ucr2 = imx_uart_readl(sport, UCR2) & ~UCR2_ATEN;
1461 ucr2 |= (UCR2_RXEN | UCR2_TXEN);
1462 if (!sport->have_rtscts)
1463 ucr2 |= UCR2_IRTS;
1464 /*
1465 * make sure the edge sensitive RTS-irq is disabled,
1466 * we're using RTSD instead.
1467 */
1468 if (!imx_uart_is_imx1(sport))
1469 ucr2 &= ~UCR2_RTSEN;
1470 imx_uart_writel(sport, ucr2, UCR2);
1471
1472 /*
1473 * Enable modem status interrupts
1474 */
1475 imx_uart_enable_ms(&sport->port);
1476
1477 if (dma_is_inited) {
1478 imx_uart_enable_dma(sport);
1479 imx_uart_start_rx_dma(sport);
1480 } else {
1481 ucr1 = imx_uart_readl(sport, UCR1);
1482 ucr1 |= UCR1_RRDYEN;
1483 imx_uart_writel(sport, ucr1, UCR1);
1484
1485 ucr2 = imx_uart_readl(sport, UCR2);
1486 ucr2 |= UCR2_ATEN;
1487 imx_uart_writel(sport, ucr2, UCR2);
1488 }
1489
1490 spin_unlock_irqrestore(&sport->port.lock, flags);
1491
1492 return 0;
1493}
1494
1495static void imx_uart_shutdown(struct uart_port *port)
1496{
1497 struct imx_port *sport = (struct imx_port *)port;
1498 unsigned long flags;
1499 u32 ucr1, ucr2, ucr4;
1500
1501 if (sport->dma_is_enabled) {
1502 dmaengine_terminate_sync(sport->dma_chan_tx);
1503 if (sport->dma_is_txing) {
1504 dma_unmap_sg(sport->port.dev, &sport->tx_sgl[0],
1505 sport->dma_tx_nents, DMA_TO_DEVICE);
1506 sport->dma_is_txing = 0;
1507 }
1508 dmaengine_terminate_sync(sport->dma_chan_rx);
1509 if (sport->dma_is_rxing) {
1510 dma_unmap_sg(sport->port.dev, &sport->rx_sgl,
1511 1, DMA_FROM_DEVICE);
1512 sport->dma_is_rxing = 0;
1513 }
1514
1515 spin_lock_irqsave(&sport->port.lock, flags);
1516 imx_uart_stop_tx(port);
1517 imx_uart_stop_rx(port);
1518 imx_uart_disable_dma(sport);
1519 spin_unlock_irqrestore(&sport->port.lock, flags);
1520 imx_uart_dma_exit(sport);
1521 }
1522
1523 mctrl_gpio_disable_ms(sport->gpios);
1524
1525 spin_lock_irqsave(&sport->port.lock, flags);
1526 ucr2 = imx_uart_readl(sport, UCR2);
1527 ucr2 &= ~(UCR2_TXEN | UCR2_ATEN);
1528 imx_uart_writel(sport, ucr2, UCR2);
1529 spin_unlock_irqrestore(&sport->port.lock, flags);
1530
1531 /*
1532 * Stop our timer.
1533 */
1534 del_timer_sync(&sport->timer);
1535
1536 /*
1537 * Disable all interrupts, port and break condition.
1538 */
1539
1540 spin_lock_irqsave(&sport->port.lock, flags);
1541
1542 ucr1 = imx_uart_readl(sport, UCR1);
1543 ucr1 &= ~(UCR1_TRDYEN | UCR1_RRDYEN | UCR1_RTSDEN | UCR1_UARTEN | UCR1_RXDMAEN | UCR1_ATDMAEN);
1544 imx_uart_writel(sport, ucr1, UCR1);
1545
1546 ucr4 = imx_uart_readl(sport, UCR4);
1547 ucr4 &= ~(UCR4_OREN | UCR4_TCEN);
1548 imx_uart_writel(sport, ucr4, UCR4);
1549
1550 spin_unlock_irqrestore(&sport->port.lock, flags);
1551
1552 clk_disable_unprepare(sport->clk_per);
1553 clk_disable_unprepare(sport->clk_ipg);
1554}
1555
1556/* called with port.lock taken and irqs off */
1557static void imx_uart_flush_buffer(struct uart_port *port)
1558{
1559 struct imx_port *sport = (struct imx_port *)port;
1560 struct scatterlist *sgl = &sport->tx_sgl[0];
1561 u32 ucr2;
1562 int i = 100, ubir, ubmr, uts;
1563
1564 if (!sport->dma_chan_tx)
1565 return;
1566
1567 sport->tx_bytes = 0;
1568 dmaengine_terminate_all(sport->dma_chan_tx);
1569 if (sport->dma_is_txing) {
1570 u32 ucr1;
1571
1572 dma_unmap_sg(sport->port.dev, sgl, sport->dma_tx_nents,
1573 DMA_TO_DEVICE);
1574 ucr1 = imx_uart_readl(sport, UCR1);
1575 ucr1 &= ~UCR1_TXDMAEN;
1576 imx_uart_writel(sport, ucr1, UCR1);
1577 sport->dma_is_txing = 0;
1578 }
1579
1580 /*
1581 * According to the Reference Manual description of the UART SRST bit:
1582 *
1583 * "Reset the transmit and receive state machines,
1584 * all FIFOs and register USR1, USR2, UBIR, UBMR, UBRC, URXD, UTXD
1585 * and UTS[6-3]".
1586 *
1587 * We don't need to restore the old values from USR1, USR2, URXD and
1588 * UTXD. UBRC is read only, so only save/restore the other three
1589 * registers.
1590 */
1591 ubir = imx_uart_readl(sport, UBIR);
1592 ubmr = imx_uart_readl(sport, UBMR);
1593 uts = imx_uart_readl(sport, IMX21_UTS);
1594
1595 ucr2 = imx_uart_readl(sport, UCR2);
1596 ucr2 &= ~UCR2_SRST;
1597 imx_uart_writel(sport, ucr2, UCR2);
1598
1599 while (!(imx_uart_readl(sport, UCR2) & UCR2_SRST) && (--i > 0))
1600 udelay(1);
1601
1602 /* Restore the registers */
1603 imx_uart_writel(sport, ubir, UBIR);
1604 imx_uart_writel(sport, ubmr, UBMR);
1605 imx_uart_writel(sport, uts, IMX21_UTS);
1606}
1607
1608static void
1609imx_uart_set_termios(struct uart_port *port, struct ktermios *termios,
1610 struct ktermios *old)
1611{
1612 struct imx_port *sport = (struct imx_port *)port;
1613 unsigned long flags;
1614 u32 ucr2, old_ucr2, ufcr;
1615 unsigned int baud, quot;
1616 unsigned int old_csize = old ? old->c_cflag & CSIZE : CS8;
1617 unsigned long div;
1618 unsigned long num, denom, old_ubir, old_ubmr;
1619 uint64_t tdiv64;
1620
1621 /*
1622 * We only support CS7 and CS8.
1623 */
1624 while ((termios->c_cflag & CSIZE) != CS7 &&
1625 (termios->c_cflag & CSIZE) != CS8) {
1626 termios->c_cflag &= ~CSIZE;
1627 termios->c_cflag |= old_csize;
1628 old_csize = CS8;
1629 }
1630
1631 del_timer_sync(&sport->timer);
1632
1633 /*
1634 * Ask the core to calculate the divisor for us.
1635 */
1636 baud = uart_get_baud_rate(port, termios, old, 50, port->uartclk / 16);
1637 quot = uart_get_divisor(port, baud);
1638
1639 spin_lock_irqsave(&sport->port.lock, flags);
1640
1641 /*
1642 * Read current UCR2 and save it for future use, then clear all the bits
1643 * except those we will or may need to preserve.
1644 */
1645 old_ucr2 = imx_uart_readl(sport, UCR2);
1646 ucr2 = old_ucr2 & (UCR2_TXEN | UCR2_RXEN | UCR2_ATEN | UCR2_CTS);
1647
1648 ucr2 |= UCR2_SRST | UCR2_IRTS;
1649 if ((termios->c_cflag & CSIZE) == CS8)
1650 ucr2 |= UCR2_WS;
1651
1652 if (!sport->have_rtscts)
1653 termios->c_cflag &= ~CRTSCTS;
1654
1655 if (port->rs485.flags & SER_RS485_ENABLED) {
1656 /*
1657 * RTS is mandatory for rs485 operation, so keep
1658 * it under manual control and keep transmitter
1659 * disabled.
1660 */
1661 if (port->rs485.flags & SER_RS485_RTS_AFTER_SEND)
1662 imx_uart_rts_active(sport, &ucr2);
1663 else
1664 imx_uart_rts_inactive(sport, &ucr2);
1665
1666 } else if (termios->c_cflag & CRTSCTS) {
1667 /*
1668 * Only let receiver control RTS output if we were not requested
1669 * to have RTS inactive (which then should take precedence).
1670 */
1671 if (ucr2 & UCR2_CTS)
1672 ucr2 |= UCR2_CTSC;
1673 }
1674
1675 if (termios->c_cflag & CRTSCTS)
1676 ucr2 &= ~UCR2_IRTS;
1677 if (termios->c_cflag & CSTOPB)
1678 ucr2 |= UCR2_STPB;
1679 if (termios->c_cflag & PARENB) {
1680 ucr2 |= UCR2_PREN;
1681 if (termios->c_cflag & PARODD)
1682 ucr2 |= UCR2_PROE;
1683 }
1684
1685 sport->port.read_status_mask = 0;
1686 if (termios->c_iflag & INPCK)
1687 sport->port.read_status_mask |= (URXD_FRMERR | URXD_PRERR);
1688 if (termios->c_iflag & (BRKINT | PARMRK))
1689 sport->port.read_status_mask |= URXD_BRK;
1690
1691 /*
1692 * Characters to ignore
1693 */
1694 sport->port.ignore_status_mask = 0;
1695 if (termios->c_iflag & IGNPAR)
1696 sport->port.ignore_status_mask |= URXD_PRERR | URXD_FRMERR;
1697 if (termios->c_iflag & IGNBRK) {
1698 sport->port.ignore_status_mask |= URXD_BRK;
1699 /*
1700 * If we're ignoring parity and break indicators,
1701 * ignore overruns too (for real raw support).
1702 */
1703 if (termios->c_iflag & IGNPAR)
1704 sport->port.ignore_status_mask |= URXD_OVRRUN;
1705 }
1706
1707 if ((termios->c_cflag & CREAD) == 0)
1708 sport->port.ignore_status_mask |= URXD_DUMMY_READ;
1709
1710 /*
1711 * Update the per-port timeout.
1712 */
1713 uart_update_timeout(port, termios->c_cflag, baud);
1714
1715 /* custom-baudrate handling */
1716 div = sport->port.uartclk / (baud * 16);
1717 if (baud == 38400 && quot != div)
1718 baud = sport->port.uartclk / (quot * 16);
1719
1720 div = sport->port.uartclk / (baud * 16);
1721 if (div > 7)
1722 div = 7;
1723 if (!div)
1724 div = 1;
1725
1726 rational_best_approximation(16 * div * baud, sport->port.uartclk,
1727 1 << 16, 1 << 16, &num, &denom);
1728
1729 tdiv64 = sport->port.uartclk;
1730 tdiv64 *= num;
1731 do_div(tdiv64, denom * 16 * div);
1732 tty_termios_encode_baud_rate(termios,
1733 (speed_t)tdiv64, (speed_t)tdiv64);
1734
1735 num -= 1;
1736 denom -= 1;
1737
1738 ufcr = imx_uart_readl(sport, UFCR);
1739 ufcr = (ufcr & (~UFCR_RFDIV)) | UFCR_RFDIV_REG(div);
1740 imx_uart_writel(sport, ufcr, UFCR);
1741
1742 /*
1743 * Two registers below should always be written both and in this
1744 * particular order. One consequence is that we need to check if any of
1745 * them changes and then update both. We do need the check for change
1746 * as even writing the same values seem to "restart"
1747 * transmission/receiving logic in the hardware, that leads to data
1748 * breakage even when rate doesn't in fact change. E.g., user switches
1749 * RTS/CTS handshake and suddenly gets broken bytes.
1750 */
1751 old_ubir = imx_uart_readl(sport, UBIR);
1752 old_ubmr = imx_uart_readl(sport, UBMR);
1753 if (old_ubir != num || old_ubmr != denom) {
1754 imx_uart_writel(sport, num, UBIR);
1755 imx_uart_writel(sport, denom, UBMR);
1756 }
1757
1758 if (!imx_uart_is_imx1(sport))
1759 imx_uart_writel(sport, sport->port.uartclk / div / 1000,
1760 IMX21_ONEMS);
1761
1762 imx_uart_writel(sport, ucr2, UCR2);
1763
1764 if (UART_ENABLE_MS(&sport->port, termios->c_cflag))
1765 imx_uart_enable_ms(&sport->port);
1766
1767 spin_unlock_irqrestore(&sport->port.lock, flags);
1768}
1769
1770static const char *imx_uart_type(struct uart_port *port)
1771{
1772 struct imx_port *sport = (struct imx_port *)port;
1773
1774 return sport->port.type == PORT_IMX ? "IMX" : NULL;
1775}
1776
1777/*
1778 * Configure/autoconfigure the port.
1779 */
1780static void imx_uart_config_port(struct uart_port *port, int flags)
1781{
1782 struct imx_port *sport = (struct imx_port *)port;
1783
1784 if (flags & UART_CONFIG_TYPE)
1785 sport->port.type = PORT_IMX;
1786}
1787
1788/*
1789 * Verify the new serial_struct (for TIOCSSERIAL).
1790 * The only change we allow are to the flags and type, and
1791 * even then only between PORT_IMX and PORT_UNKNOWN
1792 */
1793static int
1794imx_uart_verify_port(struct uart_port *port, struct serial_struct *ser)
1795{
1796 struct imx_port *sport = (struct imx_port *)port;
1797 int ret = 0;
1798
1799 if (ser->type != PORT_UNKNOWN && ser->type != PORT_IMX)
1800 ret = -EINVAL;
1801 if (sport->port.irq != ser->irq)
1802 ret = -EINVAL;
1803 if (ser->io_type != UPIO_MEM)
1804 ret = -EINVAL;
1805 if (sport->port.uartclk / 16 != ser->baud_base)
1806 ret = -EINVAL;
1807 if (sport->port.mapbase != (unsigned long)ser->iomem_base)
1808 ret = -EINVAL;
1809 if (sport->port.iobase != ser->port)
1810 ret = -EINVAL;
1811 if (ser->hub6 != 0)
1812 ret = -EINVAL;
1813 return ret;
1814}
1815
1816#if defined(CONFIG_CONSOLE_POLL)
1817
1818static int imx_uart_poll_init(struct uart_port *port)
1819{
1820 struct imx_port *sport = (struct imx_port *)port;
1821 unsigned long flags;
1822 u32 ucr1, ucr2;
1823 int retval;
1824
1825 retval = clk_prepare_enable(sport->clk_ipg);
1826 if (retval)
1827 return retval;
1828 retval = clk_prepare_enable(sport->clk_per);
1829 if (retval)
1830 clk_disable_unprepare(sport->clk_ipg);
1831
1832 imx_uart_setup_ufcr(sport, TXTL_DEFAULT, RXTL_DEFAULT);
1833
1834 spin_lock_irqsave(&sport->port.lock, flags);
1835
1836 /*
1837 * Be careful about the order of enabling bits here. First enable the
1838 * receiver (UARTEN + RXEN) and only then the corresponding irqs.
1839 * This prevents that a character that already sits in the RX fifo is
1840 * triggering an irq but the try to fetch it from there results in an
1841 * exception because UARTEN or RXEN is still off.
1842 */
1843 ucr1 = imx_uart_readl(sport, UCR1);
1844 ucr2 = imx_uart_readl(sport, UCR2);
1845
1846 if (imx_uart_is_imx1(sport))
1847 ucr1 |= IMX1_UCR1_UARTCLKEN;
1848
1849 ucr1 |= UCR1_UARTEN;
1850 ucr1 &= ~(UCR1_TRDYEN | UCR1_RTSDEN | UCR1_RRDYEN);
1851
1852 ucr2 |= UCR2_RXEN | UCR2_TXEN;
1853 ucr2 &= ~UCR2_ATEN;
1854
1855 imx_uart_writel(sport, ucr1, UCR1);
1856 imx_uart_writel(sport, ucr2, UCR2);
1857
1858 /* now enable irqs */
1859 imx_uart_writel(sport, ucr1 | UCR1_RRDYEN, UCR1);
1860 imx_uart_writel(sport, ucr2 | UCR2_ATEN, UCR2);
1861
1862 spin_unlock_irqrestore(&sport->port.lock, flags);
1863
1864 return 0;
1865}
1866
1867static int imx_uart_poll_get_char(struct uart_port *port)
1868{
1869 struct imx_port *sport = (struct imx_port *)port;
1870 if (!(imx_uart_readl(sport, USR2) & USR2_RDR))
1871 return NO_POLL_CHAR;
1872
1873 return imx_uart_readl(sport, URXD0) & URXD_RX_DATA;
1874}
1875
1876static void imx_uart_poll_put_char(struct uart_port *port, unsigned char c)
1877{
1878 struct imx_port *sport = (struct imx_port *)port;
1879 unsigned int status;
1880
1881 /* drain */
1882 do {
1883 status = imx_uart_readl(sport, USR1);
1884 } while (~status & USR1_TRDY);
1885
1886 /* write */
1887 imx_uart_writel(sport, c, URTX0);
1888
1889 /* flush */
1890 do {
1891 status = imx_uart_readl(sport, USR2);
1892 } while (~status & USR2_TXDC);
1893}
1894#endif
1895
1896/* called with port.lock taken and irqs off or from .probe without locking */
1897static int imx_uart_rs485_config(struct uart_port *port,
1898 struct serial_rs485 *rs485conf)
1899{
1900 struct imx_port *sport = (struct imx_port *)port;
1901 u32 ucr2;
1902
1903 /* RTS is required to control the transmitter */
1904 if (!sport->have_rtscts && !sport->have_rtsgpio)
1905 rs485conf->flags &= ~SER_RS485_ENABLED;
1906
1907 if (rs485conf->flags & SER_RS485_ENABLED) {
1908 /* Enable receiver if low-active RTS signal is requested */
1909 if (sport->have_rtscts && !sport->have_rtsgpio &&
1910 !(rs485conf->flags & SER_RS485_RTS_ON_SEND))
1911 rs485conf->flags |= SER_RS485_RX_DURING_TX;
1912
1913 /* disable transmitter */
1914 ucr2 = imx_uart_readl(sport, UCR2);
1915 if (rs485conf->flags & SER_RS485_RTS_AFTER_SEND)
1916 imx_uart_rts_active(sport, &ucr2);
1917 else
1918 imx_uart_rts_inactive(sport, &ucr2);
1919 imx_uart_writel(sport, ucr2, UCR2);
1920 }
1921
1922 /* Make sure Rx is enabled in case Tx is active with Rx disabled */
1923 if (!(rs485conf->flags & SER_RS485_ENABLED) ||
1924 rs485conf->flags & SER_RS485_RX_DURING_TX)
1925 imx_uart_start_rx(port);
1926
1927 port->rs485 = *rs485conf;
1928
1929 return 0;
1930}
1931
1932static const struct uart_ops imx_uart_pops = {
1933 .tx_empty = imx_uart_tx_empty,
1934 .set_mctrl = imx_uart_set_mctrl,
1935 .get_mctrl = imx_uart_get_mctrl,
1936 .stop_tx = imx_uart_stop_tx,
1937 .start_tx = imx_uart_start_tx,
1938 .stop_rx = imx_uart_stop_rx,
1939 .enable_ms = imx_uart_enable_ms,
1940 .break_ctl = imx_uart_break_ctl,
1941 .startup = imx_uart_startup,
1942 .shutdown = imx_uart_shutdown,
1943 .flush_buffer = imx_uart_flush_buffer,
1944 .set_termios = imx_uart_set_termios,
1945 .type = imx_uart_type,
1946 .config_port = imx_uart_config_port,
1947 .verify_port = imx_uart_verify_port,
1948#if defined(CONFIG_CONSOLE_POLL)
1949 .poll_init = imx_uart_poll_init,
1950 .poll_get_char = imx_uart_poll_get_char,
1951 .poll_put_char = imx_uart_poll_put_char,
1952#endif
1953};
1954
1955static struct imx_port *imx_uart_ports[UART_NR];
1956
1957#if IS_ENABLED(CONFIG_SERIAL_IMX_CONSOLE)
1958static void imx_uart_console_putchar(struct uart_port *port, int ch)
1959{
1960 struct imx_port *sport = (struct imx_port *)port;
1961
1962 while (imx_uart_readl(sport, imx_uart_uts_reg(sport)) & UTS_TXFULL)
1963 barrier();
1964
1965 imx_uart_writel(sport, ch, URTX0);
1966}
1967
1968/*
1969 * Interrupts are disabled on entering
1970 */
1971static void
1972imx_uart_console_write(struct console *co, const char *s, unsigned int count)
1973{
1974 struct imx_port *sport = imx_uart_ports[co->index];
1975 struct imx_port_ucrs old_ucr;
1976 unsigned long flags;
1977 unsigned int ucr1;
1978 int locked = 1;
1979
1980 if (sport->port.sysrq)
1981 locked = 0;
1982 else if (oops_in_progress)
1983 locked = spin_trylock_irqsave(&sport->port.lock, flags);
1984 else
1985 spin_lock_irqsave(&sport->port.lock, flags);
1986
1987 /*
1988 * First, save UCR1/2/3 and then disable interrupts
1989 */
1990 imx_uart_ucrs_save(sport, &old_ucr);
1991 ucr1 = old_ucr.ucr1;
1992
1993 if (imx_uart_is_imx1(sport))
1994 ucr1 |= IMX1_UCR1_UARTCLKEN;
1995 ucr1 |= UCR1_UARTEN;
1996 ucr1 &= ~(UCR1_TRDYEN | UCR1_RRDYEN | UCR1_RTSDEN);
1997
1998 imx_uart_writel(sport, ucr1, UCR1);
1999
2000 imx_uart_writel(sport, old_ucr.ucr2 | UCR2_TXEN, UCR2);
2001
2002 uart_console_write(&sport->port, s, count, imx_uart_console_putchar);
2003
2004 /*
2005 * Finally, wait for transmitter to become empty
2006 * and restore UCR1/2/3
2007 */
2008 while (!(imx_uart_readl(sport, USR2) & USR2_TXDC));
2009
2010 imx_uart_ucrs_restore(sport, &old_ucr);
2011
2012 if (locked)
2013 spin_unlock_irqrestore(&sport->port.lock, flags);
2014}
2015
2016/*
2017 * If the port was already initialised (eg, by a boot loader),
2018 * try to determine the current setup.
2019 */
2020static void __init
2021imx_uart_console_get_options(struct imx_port *sport, int *baud,
2022 int *parity, int *bits)
2023{
2024
2025 if (imx_uart_readl(sport, UCR1) & UCR1_UARTEN) {
2026 /* ok, the port was enabled */
2027 unsigned int ucr2, ubir, ubmr, uartclk;
2028 unsigned int baud_raw;
2029 unsigned int ucfr_rfdiv;
2030
2031 ucr2 = imx_uart_readl(sport, UCR2);
2032
2033 *parity = 'n';
2034 if (ucr2 & UCR2_PREN) {
2035 if (ucr2 & UCR2_PROE)
2036 *parity = 'o';
2037 else
2038 *parity = 'e';
2039 }
2040
2041 if (ucr2 & UCR2_WS)
2042 *bits = 8;
2043 else
2044 *bits = 7;
2045
2046 ubir = imx_uart_readl(sport, UBIR) & 0xffff;
2047 ubmr = imx_uart_readl(sport, UBMR) & 0xffff;
2048
2049 ucfr_rfdiv = (imx_uart_readl(sport, UFCR) & UFCR_RFDIV) >> 7;
2050 if (ucfr_rfdiv == 6)
2051 ucfr_rfdiv = 7;
2052 else
2053 ucfr_rfdiv = 6 - ucfr_rfdiv;
2054
2055 uartclk = clk_get_rate(sport->clk_per);
2056 uartclk /= ucfr_rfdiv;
2057
2058 { /*
2059 * The next code provides exact computation of
2060 * baud_raw = round(((uartclk/16) * (ubir + 1)) / (ubmr + 1))
2061 * without need of float support or long long division,
2062 * which would be required to prevent 32bit arithmetic overflow
2063 */
2064 unsigned int mul = ubir + 1;
2065 unsigned int div = 16 * (ubmr + 1);
2066 unsigned int rem = uartclk % div;
2067
2068 baud_raw = (uartclk / div) * mul;
2069 baud_raw += (rem * mul + div / 2) / div;
2070 *baud = (baud_raw + 50) / 100 * 100;
2071 }
2072
2073 if (*baud != baud_raw)
2074 dev_info(sport->port.dev, "Console IMX rounded baud rate from %d to %d\n",
2075 baud_raw, *baud);
2076 }
2077}
2078
2079static int __init
2080imx_uart_console_setup(struct console *co, char *options)
2081{
2082 struct imx_port *sport;
2083 int baud = 9600;
2084 int bits = 8;
2085 int parity = 'n';
2086 int flow = 'n';
2087 int retval;
2088
2089 /*
2090 * Check whether an invalid uart number has been specified, and
2091 * if so, search for the first available port that does have
2092 * console support.
2093 */
2094 if (co->index == -1 || co->index >= ARRAY_SIZE(imx_uart_ports))
2095 co->index = 0;
2096 sport = imx_uart_ports[co->index];
2097 if (sport == NULL)
2098 return -ENODEV;
2099
2100 /* For setting the registers, we only need to enable the ipg clock. */
2101 retval = clk_prepare_enable(sport->clk_ipg);
2102 if (retval)
2103 goto error_console;
2104
2105 if (options)
2106 uart_parse_options(options, &baud, &parity, &bits, &flow);
2107 else
2108 imx_uart_console_get_options(sport, &baud, &parity, &bits);
2109
2110 imx_uart_setup_ufcr(sport, TXTL_DEFAULT, RXTL_DEFAULT);
2111
2112 retval = uart_set_options(&sport->port, co, baud, parity, bits, flow);
2113
2114 if (retval) {
2115 clk_disable_unprepare(sport->clk_ipg);
2116 goto error_console;
2117 }
2118
2119 retval = clk_prepare_enable(sport->clk_per);
2120 if (retval)
2121 clk_disable_unprepare(sport->clk_ipg);
2122
2123error_console:
2124 return retval;
2125}
2126
2127static struct uart_driver imx_uart_uart_driver;
2128static struct console imx_uart_console = {
2129 .name = DEV_NAME,
2130 .write = imx_uart_console_write,
2131 .device = uart_console_device,
2132 .setup = imx_uart_console_setup,
2133 .flags = CON_PRINTBUFFER,
2134 .index = -1,
2135 .data = &imx_uart_uart_driver,
2136};
2137
2138#define IMX_CONSOLE &imx_uart_console
2139
2140#else
2141#define IMX_CONSOLE NULL
2142#endif
2143
2144static struct uart_driver imx_uart_uart_driver = {
2145 .owner = THIS_MODULE,
2146 .driver_name = DRIVER_NAME,
2147 .dev_name = DEV_NAME,
2148 .major = SERIAL_IMX_MAJOR,
2149 .minor = MINOR_START,
2150 .nr = ARRAY_SIZE(imx_uart_ports),
2151 .cons = IMX_CONSOLE,
2152};
2153
2154static enum hrtimer_restart imx_trigger_start_tx(struct hrtimer *t)
2155{
2156 struct imx_port *sport = container_of(t, struct imx_port, trigger_start_tx);
2157 unsigned long flags;
2158
2159 spin_lock_irqsave(&sport->port.lock, flags);
2160 if (sport->tx_state == WAIT_AFTER_RTS)
2161 imx_uart_start_tx(&sport->port);
2162 spin_unlock_irqrestore(&sport->port.lock, flags);
2163
2164 return HRTIMER_NORESTART;
2165}
2166
2167static enum hrtimer_restart imx_trigger_stop_tx(struct hrtimer *t)
2168{
2169 struct imx_port *sport = container_of(t, struct imx_port, trigger_stop_tx);
2170 unsigned long flags;
2171
2172 spin_lock_irqsave(&sport->port.lock, flags);
2173 if (sport->tx_state == WAIT_AFTER_SEND)
2174 imx_uart_stop_tx(&sport->port);
2175 spin_unlock_irqrestore(&sport->port.lock, flags);
2176
2177 return HRTIMER_NORESTART;
2178}
2179
2180/* Default RX DMA buffer configuration */
2181#define RX_DMA_PERIODS 16
2182#define RX_DMA_PERIOD_LEN (PAGE_SIZE / 4)
2183
2184static int imx_uart_probe(struct platform_device *pdev)
2185{
2186 struct device_node *np = pdev->dev.of_node;
2187 struct imx_port *sport;
2188 void __iomem *base;
2189 u32 dma_buf_conf[2];
2190 int ret = 0;
2191 u32 ucr1;
2192 struct resource *res;
2193 int txirq, rxirq, rtsirq;
2194
2195 sport = devm_kzalloc(&pdev->dev, sizeof(*sport), GFP_KERNEL);
2196 if (!sport)
2197 return -ENOMEM;
2198
2199 sport->devdata = of_device_get_match_data(&pdev->dev);
2200
2201 ret = of_alias_get_id(np, "serial");
2202 if (ret < 0) {
2203 dev_err(&pdev->dev, "failed to get alias id, errno %d\n", ret);
2204 return ret;
2205 }
2206 sport->port.line = ret;
2207
2208 if (of_get_property(np, "uart-has-rtscts", NULL) ||
2209 of_get_property(np, "fsl,uart-has-rtscts", NULL) /* deprecated */)
2210 sport->have_rtscts = 1;
2211
2212 if (of_get_property(np, "fsl,dte-mode", NULL))
2213 sport->dte_mode = 1;
2214
2215 if (of_get_property(np, "rts-gpios", NULL))
2216 sport->have_rtsgpio = 1;
2217
2218 if (of_get_property(np, "fsl,inverted-tx", NULL))
2219 sport->inverted_tx = 1;
2220
2221 if (of_get_property(np, "fsl,inverted-rx", NULL))
2222 sport->inverted_rx = 1;
2223
2224 if (!of_property_read_u32_array(np, "fsl,dma-info", dma_buf_conf, 2)) {
2225 sport->rx_period_length = dma_buf_conf[0];
2226 sport->rx_periods = dma_buf_conf[1];
2227 } else {
2228 sport->rx_period_length = RX_DMA_PERIOD_LEN;
2229 sport->rx_periods = RX_DMA_PERIODS;
2230 }
2231
2232 if (sport->port.line >= ARRAY_SIZE(imx_uart_ports)) {
2233 dev_err(&pdev->dev, "serial%d out of range\n",
2234 sport->port.line);
2235 return -EINVAL;
2236 }
2237
2238 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2239 base = devm_ioremap_resource(&pdev->dev, res);
2240 if (IS_ERR(base))
2241 return PTR_ERR(base);
2242
2243 rxirq = platform_get_irq(pdev, 0);
2244 if (rxirq < 0)
2245 return rxirq;
2246 txirq = platform_get_irq_optional(pdev, 1);
2247 rtsirq = platform_get_irq_optional(pdev, 2);
2248
2249 sport->port.dev = &pdev->dev;
2250 sport->port.mapbase = res->start;
2251 sport->port.membase = base;
2252 sport->port.type = PORT_IMX;
2253 sport->port.iotype = UPIO_MEM;
2254 sport->port.irq = rxirq;
2255 sport->port.fifosize = 32;
2256 sport->port.has_sysrq = IS_ENABLED(CONFIG_SERIAL_IMX_CONSOLE);
2257 sport->port.ops = &imx_uart_pops;
2258 sport->port.rs485_config = imx_uart_rs485_config;
2259 sport->port.flags = UPF_BOOT_AUTOCONF;
2260 timer_setup(&sport->timer, imx_uart_timeout, 0);
2261
2262 sport->gpios = mctrl_gpio_init(&sport->port, 0);
2263 if (IS_ERR(sport->gpios))
2264 return PTR_ERR(sport->gpios);
2265
2266 sport->clk_ipg = devm_clk_get(&pdev->dev, "ipg");
2267 if (IS_ERR(sport->clk_ipg)) {
2268 ret = PTR_ERR(sport->clk_ipg);
2269 dev_err(&pdev->dev, "failed to get ipg clk: %d\n", ret);
2270 return ret;
2271 }
2272
2273 sport->clk_per = devm_clk_get(&pdev->dev, "per");
2274 if (IS_ERR(sport->clk_per)) {
2275 ret = PTR_ERR(sport->clk_per);
2276 dev_err(&pdev->dev, "failed to get per clk: %d\n", ret);
2277 return ret;
2278 }
2279
2280 sport->port.uartclk = clk_get_rate(sport->clk_per);
2281
2282 /* For register access, we only need to enable the ipg clock. */
2283 ret = clk_prepare_enable(sport->clk_ipg);
2284 if (ret) {
2285 dev_err(&pdev->dev, "failed to enable per clk: %d\n", ret);
2286 return ret;
2287 }
2288
2289 /* initialize shadow register values */
2290 sport->ucr1 = readl(sport->port.membase + UCR1);
2291 sport->ucr2 = readl(sport->port.membase + UCR2);
2292 sport->ucr3 = readl(sport->port.membase + UCR3);
2293 sport->ucr4 = readl(sport->port.membase + UCR4);
2294 sport->ufcr = readl(sport->port.membase + UFCR);
2295
2296 ret = uart_get_rs485_mode(&sport->port);
2297 if (ret) {
2298 clk_disable_unprepare(sport->clk_ipg);
2299 return ret;
2300 }
2301
2302 if (sport->port.rs485.flags & SER_RS485_ENABLED &&
2303 (!sport->have_rtscts && !sport->have_rtsgpio))
2304 dev_err(&pdev->dev, "no RTS control, disabling rs485\n");
2305
2306 /*
2307 * If using the i.MX UART RTS/CTS control then the RTS (CTS_B)
2308 * signal cannot be set low during transmission in case the
2309 * receiver is off (limitation of the i.MX UART IP).
2310 */
2311 if (sport->port.rs485.flags & SER_RS485_ENABLED &&
2312 sport->have_rtscts && !sport->have_rtsgpio &&
2313 (!(sport->port.rs485.flags & SER_RS485_RTS_ON_SEND) &&
2314 !(sport->port.rs485.flags & SER_RS485_RX_DURING_TX)))
2315 dev_err(&pdev->dev,
2316 "low-active RTS not possible when receiver is off, enabling receiver\n");
2317
2318 imx_uart_rs485_config(&sport->port, &sport->port.rs485);
2319
2320 /* Disable interrupts before requesting them */
2321 ucr1 = imx_uart_readl(sport, UCR1);
2322 ucr1 &= ~(UCR1_ADEN | UCR1_TRDYEN | UCR1_IDEN | UCR1_RRDYEN | UCR1_RTSDEN);
2323 imx_uart_writel(sport, ucr1, UCR1);
2324
2325 if (!imx_uart_is_imx1(sport) && sport->dte_mode) {
2326 /*
2327 * The DCEDTE bit changes the direction of DSR, DCD, DTR and RI
2328 * and influences if UCR3_RI and UCR3_DCD changes the level of RI
2329 * and DCD (when they are outputs) or enables the respective
2330 * irqs. So set this bit early, i.e. before requesting irqs.
2331 */
2332 u32 ufcr = imx_uart_readl(sport, UFCR);
2333 if (!(ufcr & UFCR_DCEDTE))
2334 imx_uart_writel(sport, ufcr | UFCR_DCEDTE, UFCR);
2335
2336 /*
2337 * Disable UCR3_RI and UCR3_DCD irqs. They are also not
2338 * enabled later because they cannot be cleared
2339 * (confirmed on i.MX25) which makes them unusable.
2340 */
2341 imx_uart_writel(sport,
2342 IMX21_UCR3_RXDMUXSEL | UCR3_ADNIMP | UCR3_DSR,
2343 UCR3);
2344
2345 } else {
2346 u32 ucr3 = UCR3_DSR;
2347 u32 ufcr = imx_uart_readl(sport, UFCR);
2348 if (ufcr & UFCR_DCEDTE)
2349 imx_uart_writel(sport, ufcr & ~UFCR_DCEDTE, UFCR);
2350
2351 if (!imx_uart_is_imx1(sport))
2352 ucr3 |= IMX21_UCR3_RXDMUXSEL | UCR3_ADNIMP;
2353 imx_uart_writel(sport, ucr3, UCR3);
2354 }
2355
2356 clk_disable_unprepare(sport->clk_ipg);
2357
2358 hrtimer_init(&sport->trigger_start_tx, CLOCK_MONOTONIC, HRTIMER_MODE_REL);
2359 hrtimer_init(&sport->trigger_stop_tx, CLOCK_MONOTONIC, HRTIMER_MODE_REL);
2360 sport->trigger_start_tx.function = imx_trigger_start_tx;
2361 sport->trigger_stop_tx.function = imx_trigger_stop_tx;
2362
2363 /*
2364 * Allocate the IRQ(s) i.MX1 has three interrupts whereas later
2365 * chips only have one interrupt.
2366 */
2367 if (txirq > 0) {
2368 ret = devm_request_irq(&pdev->dev, rxirq, imx_uart_rxint, 0,
2369 dev_name(&pdev->dev), sport);
2370 if (ret) {
2371 dev_err(&pdev->dev, "failed to request rx irq: %d\n",
2372 ret);
2373 return ret;
2374 }
2375
2376 ret = devm_request_irq(&pdev->dev, txirq, imx_uart_txint, 0,
2377 dev_name(&pdev->dev), sport);
2378 if (ret) {
2379 dev_err(&pdev->dev, "failed to request tx irq: %d\n",
2380 ret);
2381 return ret;
2382 }
2383
2384 ret = devm_request_irq(&pdev->dev, rtsirq, imx_uart_rtsint, 0,
2385 dev_name(&pdev->dev), sport);
2386 if (ret) {
2387 dev_err(&pdev->dev, "failed to request rts irq: %d\n",
2388 ret);
2389 return ret;
2390 }
2391 } else {
2392 ret = devm_request_irq(&pdev->dev, rxirq, imx_uart_int, 0,
2393 dev_name(&pdev->dev), sport);
2394 if (ret) {
2395 dev_err(&pdev->dev, "failed to request irq: %d\n", ret);
2396 return ret;
2397 }
2398 }
2399
2400 imx_uart_ports[sport->port.line] = sport;
2401
2402 platform_set_drvdata(pdev, sport);
2403
2404 return uart_add_one_port(&imx_uart_uart_driver, &sport->port);
2405}
2406
2407static int imx_uart_remove(struct platform_device *pdev)
2408{
2409 struct imx_port *sport = platform_get_drvdata(pdev);
2410
2411 return uart_remove_one_port(&imx_uart_uart_driver, &sport->port);
2412}
2413
2414static void imx_uart_restore_context(struct imx_port *sport)
2415{
2416 unsigned long flags;
2417
2418 spin_lock_irqsave(&sport->port.lock, flags);
2419 if (!sport->context_saved) {
2420 spin_unlock_irqrestore(&sport->port.lock, flags);
2421 return;
2422 }
2423
2424 imx_uart_writel(sport, sport->saved_reg[4], UFCR);
2425 imx_uart_writel(sport, sport->saved_reg[5], UESC);
2426 imx_uart_writel(sport, sport->saved_reg[6], UTIM);
2427 imx_uart_writel(sport, sport->saved_reg[7], UBIR);
2428 imx_uart_writel(sport, sport->saved_reg[8], UBMR);
2429 imx_uart_writel(sport, sport->saved_reg[9], IMX21_UTS);
2430 imx_uart_writel(sport, sport->saved_reg[0], UCR1);
2431 imx_uart_writel(sport, sport->saved_reg[1] | UCR2_SRST, UCR2);
2432 imx_uart_writel(sport, sport->saved_reg[2], UCR3);
2433 imx_uart_writel(sport, sport->saved_reg[3], UCR4);
2434 sport->context_saved = false;
2435 spin_unlock_irqrestore(&sport->port.lock, flags);
2436}
2437
2438static void imx_uart_save_context(struct imx_port *sport)
2439{
2440 unsigned long flags;
2441
2442 /* Save necessary regs */
2443 spin_lock_irqsave(&sport->port.lock, flags);
2444 sport->saved_reg[0] = imx_uart_readl(sport, UCR1);
2445 sport->saved_reg[1] = imx_uart_readl(sport, UCR2);
2446 sport->saved_reg[2] = imx_uart_readl(sport, UCR3);
2447 sport->saved_reg[3] = imx_uart_readl(sport, UCR4);
2448 sport->saved_reg[4] = imx_uart_readl(sport, UFCR);
2449 sport->saved_reg[5] = imx_uart_readl(sport, UESC);
2450 sport->saved_reg[6] = imx_uart_readl(sport, UTIM);
2451 sport->saved_reg[7] = imx_uart_readl(sport, UBIR);
2452 sport->saved_reg[8] = imx_uart_readl(sport, UBMR);
2453 sport->saved_reg[9] = imx_uart_readl(sport, IMX21_UTS);
2454 sport->context_saved = true;
2455 spin_unlock_irqrestore(&sport->port.lock, flags);
2456}
2457
2458static void imx_uart_enable_wakeup(struct imx_port *sport, bool on)
2459{
2460 u32 ucr3;
2461
2462 ucr3 = imx_uart_readl(sport, UCR3);
2463 if (on) {
2464 imx_uart_writel(sport, USR1_AWAKE, USR1);
2465 ucr3 |= UCR3_AWAKEN;
2466 } else {
2467 ucr3 &= ~UCR3_AWAKEN;
2468 }
2469 imx_uart_writel(sport, ucr3, UCR3);
2470
2471 if (sport->have_rtscts) {
2472 u32 ucr1 = imx_uart_readl(sport, UCR1);
2473 if (on)
2474 ucr1 |= UCR1_RTSDEN;
2475 else
2476 ucr1 &= ~UCR1_RTSDEN;
2477 imx_uart_writel(sport, ucr1, UCR1);
2478 }
2479}
2480
2481static int imx_uart_suspend_noirq(struct device *dev)
2482{
2483 struct imx_port *sport = dev_get_drvdata(dev);
2484
2485 imx_uart_save_context(sport);
2486
2487 clk_disable(sport->clk_ipg);
2488
2489 pinctrl_pm_select_sleep_state(dev);
2490
2491 return 0;
2492}
2493
2494static int imx_uart_resume_noirq(struct device *dev)
2495{
2496 struct imx_port *sport = dev_get_drvdata(dev);
2497 int ret;
2498
2499 pinctrl_pm_select_default_state(dev);
2500
2501 ret = clk_enable(sport->clk_ipg);
2502 if (ret)
2503 return ret;
2504
2505 imx_uart_restore_context(sport);
2506
2507 return 0;
2508}
2509
2510static int imx_uart_suspend(struct device *dev)
2511{
2512 struct imx_port *sport = dev_get_drvdata(dev);
2513 int ret;
2514
2515 uart_suspend_port(&imx_uart_uart_driver, &sport->port);
2516 disable_irq(sport->port.irq);
2517
2518 ret = clk_prepare_enable(sport->clk_ipg);
2519 if (ret)
2520 return ret;
2521
2522 /* enable wakeup from i.MX UART */
2523 imx_uart_enable_wakeup(sport, true);
2524
2525 return 0;
2526}
2527
2528static int imx_uart_resume(struct device *dev)
2529{
2530 struct imx_port *sport = dev_get_drvdata(dev);
2531
2532 /* disable wakeup from i.MX UART */
2533 imx_uart_enable_wakeup(sport, false);
2534
2535 uart_resume_port(&imx_uart_uart_driver, &sport->port);
2536 enable_irq(sport->port.irq);
2537
2538 clk_disable_unprepare(sport->clk_ipg);
2539
2540 return 0;
2541}
2542
2543static int imx_uart_freeze(struct device *dev)
2544{
2545 struct imx_port *sport = dev_get_drvdata(dev);
2546
2547 uart_suspend_port(&imx_uart_uart_driver, &sport->port);
2548
2549 return clk_prepare_enable(sport->clk_ipg);
2550}
2551
2552static int imx_uart_thaw(struct device *dev)
2553{
2554 struct imx_port *sport = dev_get_drvdata(dev);
2555
2556 uart_resume_port(&imx_uart_uart_driver, &sport->port);
2557
2558 clk_disable_unprepare(sport->clk_ipg);
2559
2560 return 0;
2561}
2562
2563static const struct dev_pm_ops imx_uart_pm_ops = {
2564 .suspend_noirq = imx_uart_suspend_noirq,
2565 .resume_noirq = imx_uart_resume_noirq,
2566 .freeze_noirq = imx_uart_suspend_noirq,
2567 .restore_noirq = imx_uart_resume_noirq,
2568 .suspend = imx_uart_suspend,
2569 .resume = imx_uart_resume,
2570 .freeze = imx_uart_freeze,
2571 .thaw = imx_uart_thaw,
2572 .restore = imx_uart_thaw,
2573};
2574
2575static struct platform_driver imx_uart_platform_driver = {
2576 .probe = imx_uart_probe,
2577 .remove = imx_uart_remove,
2578
2579 .driver = {
2580 .name = "imx-uart",
2581 .of_match_table = imx_uart_dt_ids,
2582 .pm = &imx_uart_pm_ops,
2583 },
2584};
2585
2586static int __init imx_uart_init(void)
2587{
2588 int ret = uart_register_driver(&imx_uart_uart_driver);
2589
2590 if (ret)
2591 return ret;
2592
2593 ret = platform_driver_register(&imx_uart_platform_driver);
2594 if (ret != 0)
2595 uart_unregister_driver(&imx_uart_uart_driver);
2596
2597 return ret;
2598}
2599
2600static void __exit imx_uart_exit(void)
2601{
2602 platform_driver_unregister(&imx_uart_platform_driver);
2603 uart_unregister_driver(&imx_uart_uart_driver);
2604}
2605
2606module_init(imx_uart_init);
2607module_exit(imx_uart_exit);
2608
2609MODULE_AUTHOR("Sascha Hauer");
2610MODULE_DESCRIPTION("IMX generic serial port driver");
2611MODULE_LICENSE("GPL");
2612MODULE_ALIAS("platform:imx-uart");
1/*
2 * Driver for Motorola IMX serial ports
3 *
4 * Based on drivers/char/serial.c, by Linus Torvalds, Theodore Ts'o.
5 *
6 * Author: Sascha Hauer <sascha@saschahauer.de>
7 * Copyright (C) 2004 Pengutronix
8 *
9 * Copyright (C) 2009 emlix GmbH
10 * Author: Fabian Godehardt (added IrDA support for iMX)
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License as published by
14 * the Free Software Foundation; either version 2 of the License, or
15 * (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
25 *
26 * [29-Mar-2005] Mike Lee
27 * Added hardware handshake
28 */
29
30#if defined(CONFIG_SERIAL_IMX_CONSOLE) && defined(CONFIG_MAGIC_SYSRQ)
31#define SUPPORT_SYSRQ
32#endif
33
34#include <linux/module.h>
35#include <linux/ioport.h>
36#include <linux/init.h>
37#include <linux/console.h>
38#include <linux/sysrq.h>
39#include <linux/platform_device.h>
40#include <linux/tty.h>
41#include <linux/tty_flip.h>
42#include <linux/serial_core.h>
43#include <linux/serial.h>
44#include <linux/clk.h>
45#include <linux/delay.h>
46#include <linux/rational.h>
47#include <linux/slab.h>
48#include <linux/of.h>
49#include <linux/of_device.h>
50#include <linux/io.h>
51#include <linux/dma-mapping.h>
52
53#include <asm/irq.h>
54#include <linux/platform_data/serial-imx.h>
55#include <linux/platform_data/dma-imx.h>
56
57/* Register definitions */
58#define URXD0 0x0 /* Receiver Register */
59#define URTX0 0x40 /* Transmitter Register */
60#define UCR1 0x80 /* Control Register 1 */
61#define UCR2 0x84 /* Control Register 2 */
62#define UCR3 0x88 /* Control Register 3 */
63#define UCR4 0x8c /* Control Register 4 */
64#define UFCR 0x90 /* FIFO Control Register */
65#define USR1 0x94 /* Status Register 1 */
66#define USR2 0x98 /* Status Register 2 */
67#define UESC 0x9c /* Escape Character Register */
68#define UTIM 0xa0 /* Escape Timer Register */
69#define UBIR 0xa4 /* BRM Incremental Register */
70#define UBMR 0xa8 /* BRM Modulator Register */
71#define UBRC 0xac /* Baud Rate Count Register */
72#define IMX21_ONEMS 0xb0 /* One Millisecond register */
73#define IMX1_UTS 0xd0 /* UART Test Register on i.mx1 */
74#define IMX21_UTS 0xb4 /* UART Test Register on all other i.mx*/
75
76/* UART Control Register Bit Fields.*/
77#define URXD_CHARRDY (1<<15)
78#define URXD_ERR (1<<14)
79#define URXD_OVRRUN (1<<13)
80#define URXD_FRMERR (1<<12)
81#define URXD_BRK (1<<11)
82#define URXD_PRERR (1<<10)
83#define UCR1_ADEN (1<<15) /* Auto detect interrupt */
84#define UCR1_ADBR (1<<14) /* Auto detect baud rate */
85#define UCR1_TRDYEN (1<<13) /* Transmitter ready interrupt enable */
86#define UCR1_IDEN (1<<12) /* Idle condition interrupt */
87#define UCR1_ICD_REG(x) (((x) & 3) << 10) /* idle condition detect */
88#define UCR1_RRDYEN (1<<9) /* Recv ready interrupt enable */
89#define UCR1_RDMAEN (1<<8) /* Recv ready DMA enable */
90#define UCR1_IREN (1<<7) /* Infrared interface enable */
91#define UCR1_TXMPTYEN (1<<6) /* Transimitter empty interrupt enable */
92#define UCR1_RTSDEN (1<<5) /* RTS delta interrupt enable */
93#define UCR1_SNDBRK (1<<4) /* Send break */
94#define UCR1_TDMAEN (1<<3) /* Transmitter ready DMA enable */
95#define IMX1_UCR1_UARTCLKEN (1<<2) /* UART clock enabled, i.mx1 only */
96#define UCR1_ATDMAEN (1<<2) /* Aging DMA Timer Enable */
97#define UCR1_DOZE (1<<1) /* Doze */
98#define UCR1_UARTEN (1<<0) /* UART enabled */
99#define UCR2_ESCI (1<<15) /* Escape seq interrupt enable */
100#define UCR2_IRTS (1<<14) /* Ignore RTS pin */
101#define UCR2_CTSC (1<<13) /* CTS pin control */
102#define UCR2_CTS (1<<12) /* Clear to send */
103#define UCR2_ESCEN (1<<11) /* Escape enable */
104#define UCR2_PREN (1<<8) /* Parity enable */
105#define UCR2_PROE (1<<7) /* Parity odd/even */
106#define UCR2_STPB (1<<6) /* Stop */
107#define UCR2_WS (1<<5) /* Word size */
108#define UCR2_RTSEN (1<<4) /* Request to send interrupt enable */
109#define UCR2_ATEN (1<<3) /* Aging Timer Enable */
110#define UCR2_TXEN (1<<2) /* Transmitter enabled */
111#define UCR2_RXEN (1<<1) /* Receiver enabled */
112#define UCR2_SRST (1<<0) /* SW reset */
113#define UCR3_DTREN (1<<13) /* DTR interrupt enable */
114#define UCR3_PARERREN (1<<12) /* Parity enable */
115#define UCR3_FRAERREN (1<<11) /* Frame error interrupt enable */
116#define UCR3_DSR (1<<10) /* Data set ready */
117#define UCR3_DCD (1<<9) /* Data carrier detect */
118#define UCR3_RI (1<<8) /* Ring indicator */
119#define UCR3_TIMEOUTEN (1<<7) /* Timeout interrupt enable */
120#define UCR3_RXDSEN (1<<6) /* Receive status interrupt enable */
121#define UCR3_AIRINTEN (1<<5) /* Async IR wake interrupt enable */
122#define UCR3_AWAKEN (1<<4) /* Async wake interrupt enable */
123#define IMX21_UCR3_RXDMUXSEL (1<<2) /* RXD Muxed Input Select */
124#define UCR3_INVT (1<<1) /* Inverted Infrared transmission */
125#define UCR3_BPEN (1<<0) /* Preset registers enable */
126#define UCR4_CTSTL_SHF 10 /* CTS trigger level shift */
127#define UCR4_CTSTL_MASK 0x3F /* CTS trigger is 6 bits wide */
128#define UCR4_INVR (1<<9) /* Inverted infrared reception */
129#define UCR4_ENIRI (1<<8) /* Serial infrared interrupt enable */
130#define UCR4_WKEN (1<<7) /* Wake interrupt enable */
131#define UCR4_REF16 (1<<6) /* Ref freq 16 MHz */
132#define UCR4_IDDMAEN (1<<6) /* DMA IDLE Condition Detected */
133#define UCR4_IRSC (1<<5) /* IR special case */
134#define UCR4_TCEN (1<<3) /* Transmit complete interrupt enable */
135#define UCR4_BKEN (1<<2) /* Break condition interrupt enable */
136#define UCR4_OREN (1<<1) /* Receiver overrun interrupt enable */
137#define UCR4_DREN (1<<0) /* Recv data ready interrupt enable */
138#define UFCR_RXTL_SHF 0 /* Receiver trigger level shift */
139#define UFCR_DCEDTE (1<<6) /* DCE/DTE mode select */
140#define UFCR_RFDIV (7<<7) /* Reference freq divider mask */
141#define UFCR_RFDIV_REG(x) (((x) < 7 ? 6 - (x) : 6) << 7)
142#define UFCR_TXTL_SHF 10 /* Transmitter trigger level shift */
143#define USR1_PARITYERR (1<<15) /* Parity error interrupt flag */
144#define USR1_RTSS (1<<14) /* RTS pin status */
145#define USR1_TRDY (1<<13) /* Transmitter ready interrupt/dma flag */
146#define USR1_RTSD (1<<12) /* RTS delta */
147#define USR1_ESCF (1<<11) /* Escape seq interrupt flag */
148#define USR1_FRAMERR (1<<10) /* Frame error interrupt flag */
149#define USR1_RRDY (1<<9) /* Receiver ready interrupt/dma flag */
150#define USR1_TIMEOUT (1<<7) /* Receive timeout interrupt status */
151#define USR1_RXDS (1<<6) /* Receiver idle interrupt flag */
152#define USR1_AIRINT (1<<5) /* Async IR wake interrupt flag */
153#define USR1_AWAKE (1<<4) /* Aysnc wake interrupt flag */
154#define USR2_ADET (1<<15) /* Auto baud rate detect complete */
155#define USR2_TXFE (1<<14) /* Transmit buffer FIFO empty */
156#define USR2_DTRF (1<<13) /* DTR edge interrupt flag */
157#define USR2_IDLE (1<<12) /* Idle condition */
158#define USR2_IRINT (1<<8) /* Serial infrared interrupt flag */
159#define USR2_WAKE (1<<7) /* Wake */
160#define USR2_RTSF (1<<4) /* RTS edge interrupt flag */
161#define USR2_TXDC (1<<3) /* Transmitter complete */
162#define USR2_BRCD (1<<2) /* Break condition */
163#define USR2_ORE (1<<1) /* Overrun error */
164#define USR2_RDR (1<<0) /* Recv data ready */
165#define UTS_FRCPERR (1<<13) /* Force parity error */
166#define UTS_LOOP (1<<12) /* Loop tx and rx */
167#define UTS_TXEMPTY (1<<6) /* TxFIFO empty */
168#define UTS_RXEMPTY (1<<5) /* RxFIFO empty */
169#define UTS_TXFULL (1<<4) /* TxFIFO full */
170#define UTS_RXFULL (1<<3) /* RxFIFO full */
171#define UTS_SOFTRST (1<<0) /* Software reset */
172
173/* We've been assigned a range on the "Low-density serial ports" major */
174#define SERIAL_IMX_MAJOR 207
175#define MINOR_START 16
176#define DEV_NAME "ttymxc"
177
178/*
179 * This determines how often we check the modem status signals
180 * for any change. They generally aren't connected to an IRQ
181 * so we have to poll them. We also check immediately before
182 * filling the TX fifo incase CTS has been dropped.
183 */
184#define MCTRL_TIMEOUT (250*HZ/1000)
185
186#define DRIVER_NAME "IMX-uart"
187
188#define UART_NR 8
189
190/* i.mx21 type uart runs on all i.mx except i.mx1 */
191enum imx_uart_type {
192 IMX1_UART,
193 IMX21_UART,
194 IMX6Q_UART,
195};
196
197/* device type dependent stuff */
198struct imx_uart_data {
199 unsigned uts_reg;
200 enum imx_uart_type devtype;
201};
202
203struct imx_port {
204 struct uart_port port;
205 struct timer_list timer;
206 unsigned int old_status;
207 int txirq, rxirq, rtsirq;
208 unsigned int have_rtscts:1;
209 unsigned int dte_mode:1;
210 unsigned int use_irda:1;
211 unsigned int irda_inv_rx:1;
212 unsigned int irda_inv_tx:1;
213 unsigned short trcv_delay; /* transceiver delay */
214 struct clk *clk_ipg;
215 struct clk *clk_per;
216 const struct imx_uart_data *devdata;
217
218 /* DMA fields */
219 unsigned int dma_is_inited:1;
220 unsigned int dma_is_enabled:1;
221 unsigned int dma_is_rxing:1;
222 unsigned int dma_is_txing:1;
223 struct dma_chan *dma_chan_rx, *dma_chan_tx;
224 struct scatterlist rx_sgl, tx_sgl[2];
225 void *rx_buf;
226 unsigned int tx_bytes;
227 unsigned int dma_tx_nents;
228 wait_queue_head_t dma_wait;
229};
230
231struct imx_port_ucrs {
232 unsigned int ucr1;
233 unsigned int ucr2;
234 unsigned int ucr3;
235};
236
237#ifdef CONFIG_IRDA
238#define USE_IRDA(sport) ((sport)->use_irda)
239#else
240#define USE_IRDA(sport) (0)
241#endif
242
243static struct imx_uart_data imx_uart_devdata[] = {
244 [IMX1_UART] = {
245 .uts_reg = IMX1_UTS,
246 .devtype = IMX1_UART,
247 },
248 [IMX21_UART] = {
249 .uts_reg = IMX21_UTS,
250 .devtype = IMX21_UART,
251 },
252 [IMX6Q_UART] = {
253 .uts_reg = IMX21_UTS,
254 .devtype = IMX6Q_UART,
255 },
256};
257
258static struct platform_device_id imx_uart_devtype[] = {
259 {
260 .name = "imx1-uart",
261 .driver_data = (kernel_ulong_t) &imx_uart_devdata[IMX1_UART],
262 }, {
263 .name = "imx21-uart",
264 .driver_data = (kernel_ulong_t) &imx_uart_devdata[IMX21_UART],
265 }, {
266 .name = "imx6q-uart",
267 .driver_data = (kernel_ulong_t) &imx_uart_devdata[IMX6Q_UART],
268 }, {
269 /* sentinel */
270 }
271};
272MODULE_DEVICE_TABLE(platform, imx_uart_devtype);
273
274static struct of_device_id imx_uart_dt_ids[] = {
275 { .compatible = "fsl,imx6q-uart", .data = &imx_uart_devdata[IMX6Q_UART], },
276 { .compatible = "fsl,imx1-uart", .data = &imx_uart_devdata[IMX1_UART], },
277 { .compatible = "fsl,imx21-uart", .data = &imx_uart_devdata[IMX21_UART], },
278 { /* sentinel */ }
279};
280MODULE_DEVICE_TABLE(of, imx_uart_dt_ids);
281
282static inline unsigned uts_reg(struct imx_port *sport)
283{
284 return sport->devdata->uts_reg;
285}
286
287static inline int is_imx1_uart(struct imx_port *sport)
288{
289 return sport->devdata->devtype == IMX1_UART;
290}
291
292static inline int is_imx21_uart(struct imx_port *sport)
293{
294 return sport->devdata->devtype == IMX21_UART;
295}
296
297static inline int is_imx6q_uart(struct imx_port *sport)
298{
299 return sport->devdata->devtype == IMX6Q_UART;
300}
301/*
302 * Save and restore functions for UCR1, UCR2 and UCR3 registers
303 */
304#if defined(CONFIG_CONSOLE_POLL) || defined(CONFIG_SERIAL_IMX_CONSOLE)
305static void imx_port_ucrs_save(struct uart_port *port,
306 struct imx_port_ucrs *ucr)
307{
308 /* save control registers */
309 ucr->ucr1 = readl(port->membase + UCR1);
310 ucr->ucr2 = readl(port->membase + UCR2);
311 ucr->ucr3 = readl(port->membase + UCR3);
312}
313
314static void imx_port_ucrs_restore(struct uart_port *port,
315 struct imx_port_ucrs *ucr)
316{
317 /* restore control registers */
318 writel(ucr->ucr1, port->membase + UCR1);
319 writel(ucr->ucr2, port->membase + UCR2);
320 writel(ucr->ucr3, port->membase + UCR3);
321}
322#endif
323
324/*
325 * Handle any change of modem status signal since we were last called.
326 */
327static void imx_mctrl_check(struct imx_port *sport)
328{
329 unsigned int status, changed;
330
331 status = sport->port.ops->get_mctrl(&sport->port);
332 changed = status ^ sport->old_status;
333
334 if (changed == 0)
335 return;
336
337 sport->old_status = status;
338
339 if (changed & TIOCM_RI)
340 sport->port.icount.rng++;
341 if (changed & TIOCM_DSR)
342 sport->port.icount.dsr++;
343 if (changed & TIOCM_CAR)
344 uart_handle_dcd_change(&sport->port, status & TIOCM_CAR);
345 if (changed & TIOCM_CTS)
346 uart_handle_cts_change(&sport->port, status & TIOCM_CTS);
347
348 wake_up_interruptible(&sport->port.state->port.delta_msr_wait);
349}
350
351/*
352 * This is our per-port timeout handler, for checking the
353 * modem status signals.
354 */
355static void imx_timeout(unsigned long data)
356{
357 struct imx_port *sport = (struct imx_port *)data;
358 unsigned long flags;
359
360 if (sport->port.state) {
361 spin_lock_irqsave(&sport->port.lock, flags);
362 imx_mctrl_check(sport);
363 spin_unlock_irqrestore(&sport->port.lock, flags);
364
365 mod_timer(&sport->timer, jiffies + MCTRL_TIMEOUT);
366 }
367}
368
369/*
370 * interrupts disabled on entry
371 */
372static void imx_stop_tx(struct uart_port *port)
373{
374 struct imx_port *sport = (struct imx_port *)port;
375 unsigned long temp;
376
377 if (USE_IRDA(sport)) {
378 /* half duplex - wait for end of transmission */
379 int n = 256;
380 while ((--n > 0) &&
381 !(readl(sport->port.membase + USR2) & USR2_TXDC)) {
382 udelay(5);
383 barrier();
384 }
385 /*
386 * irda transceiver - wait a bit more to avoid
387 * cutoff, hardware dependent
388 */
389 udelay(sport->trcv_delay);
390
391 /*
392 * half duplex - reactivate receive mode,
393 * flush receive pipe echo crap
394 */
395 if (readl(sport->port.membase + USR2) & USR2_TXDC) {
396 temp = readl(sport->port.membase + UCR1);
397 temp &= ~(UCR1_TXMPTYEN | UCR1_TRDYEN);
398 writel(temp, sport->port.membase + UCR1);
399
400 temp = readl(sport->port.membase + UCR4);
401 temp &= ~(UCR4_TCEN);
402 writel(temp, sport->port.membase + UCR4);
403
404 while (readl(sport->port.membase + URXD0) &
405 URXD_CHARRDY)
406 barrier();
407
408 temp = readl(sport->port.membase + UCR1);
409 temp |= UCR1_RRDYEN;
410 writel(temp, sport->port.membase + UCR1);
411
412 temp = readl(sport->port.membase + UCR4);
413 temp |= UCR4_DREN;
414 writel(temp, sport->port.membase + UCR4);
415 }
416 return;
417 }
418
419 /*
420 * We are maybe in the SMP context, so if the DMA TX thread is running
421 * on other cpu, we have to wait for it to finish.
422 */
423 if (sport->dma_is_enabled && sport->dma_is_txing)
424 return;
425
426 temp = readl(sport->port.membase + UCR1);
427 writel(temp & ~UCR1_TXMPTYEN, sport->port.membase + UCR1);
428}
429
430/*
431 * interrupts disabled on entry
432 */
433static void imx_stop_rx(struct uart_port *port)
434{
435 struct imx_port *sport = (struct imx_port *)port;
436 unsigned long temp;
437
438 /*
439 * We are maybe in the SMP context, so if the DMA TX thread is running
440 * on other cpu, we have to wait for it to finish.
441 */
442 if (sport->dma_is_enabled && sport->dma_is_rxing)
443 return;
444
445 temp = readl(sport->port.membase + UCR2);
446 writel(temp & ~UCR2_RXEN, sport->port.membase + UCR2);
447}
448
449/*
450 * Set the modem control timer to fire immediately.
451 */
452static void imx_enable_ms(struct uart_port *port)
453{
454 struct imx_port *sport = (struct imx_port *)port;
455
456 mod_timer(&sport->timer, jiffies);
457}
458
459static inline void imx_transmit_buffer(struct imx_port *sport)
460{
461 struct circ_buf *xmit = &sport->port.state->xmit;
462
463 while (!uart_circ_empty(xmit) &&
464 !(readl(sport->port.membase + uts_reg(sport))
465 & UTS_TXFULL)) {
466 /* send xmit->buf[xmit->tail]
467 * out the port here */
468 writel(xmit->buf[xmit->tail], sport->port.membase + URTX0);
469 xmit->tail = (xmit->tail + 1) & (UART_XMIT_SIZE - 1);
470 sport->port.icount.tx++;
471 }
472
473 if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)
474 uart_write_wakeup(&sport->port);
475
476 if (uart_circ_empty(xmit))
477 imx_stop_tx(&sport->port);
478}
479
480static void dma_tx_callback(void *data)
481{
482 struct imx_port *sport = data;
483 struct scatterlist *sgl = &sport->tx_sgl[0];
484 struct circ_buf *xmit = &sport->port.state->xmit;
485 unsigned long flags;
486
487 dma_unmap_sg(sport->port.dev, sgl, sport->dma_tx_nents, DMA_TO_DEVICE);
488
489 sport->dma_is_txing = 0;
490
491 /* update the stat */
492 spin_lock_irqsave(&sport->port.lock, flags);
493 xmit->tail = (xmit->tail + sport->tx_bytes) & (UART_XMIT_SIZE - 1);
494 sport->port.icount.tx += sport->tx_bytes;
495 spin_unlock_irqrestore(&sport->port.lock, flags);
496
497 dev_dbg(sport->port.dev, "we finish the TX DMA.\n");
498
499 uart_write_wakeup(&sport->port);
500
501 if (waitqueue_active(&sport->dma_wait)) {
502 wake_up(&sport->dma_wait);
503 dev_dbg(sport->port.dev, "exit in %s.\n", __func__);
504 return;
505 }
506}
507
508static void imx_dma_tx(struct imx_port *sport)
509{
510 struct circ_buf *xmit = &sport->port.state->xmit;
511 struct scatterlist *sgl = sport->tx_sgl;
512 struct dma_async_tx_descriptor *desc;
513 struct dma_chan *chan = sport->dma_chan_tx;
514 struct device *dev = sport->port.dev;
515 enum dma_status status;
516 int ret;
517
518 status = dmaengine_tx_status(chan, (dma_cookie_t)0, NULL);
519 if (DMA_IN_PROGRESS == status)
520 return;
521
522 sport->tx_bytes = uart_circ_chars_pending(xmit);
523
524 if (xmit->tail > xmit->head && xmit->head > 0) {
525 sport->dma_tx_nents = 2;
526 sg_init_table(sgl, 2);
527 sg_set_buf(sgl, xmit->buf + xmit->tail,
528 UART_XMIT_SIZE - xmit->tail);
529 sg_set_buf(sgl + 1, xmit->buf, xmit->head);
530 } else {
531 sport->dma_tx_nents = 1;
532 sg_init_one(sgl, xmit->buf + xmit->tail, sport->tx_bytes);
533 }
534
535 ret = dma_map_sg(dev, sgl, sport->dma_tx_nents, DMA_TO_DEVICE);
536 if (ret == 0) {
537 dev_err(dev, "DMA mapping error for TX.\n");
538 return;
539 }
540 desc = dmaengine_prep_slave_sg(chan, sgl, sport->dma_tx_nents,
541 DMA_MEM_TO_DEV, DMA_PREP_INTERRUPT);
542 if (!desc) {
543 dev_err(dev, "We cannot prepare for the TX slave dma!\n");
544 return;
545 }
546 desc->callback = dma_tx_callback;
547 desc->callback_param = sport;
548
549 dev_dbg(dev, "TX: prepare to send %lu bytes by DMA.\n",
550 uart_circ_chars_pending(xmit));
551 /* fire it */
552 sport->dma_is_txing = 1;
553 dmaengine_submit(desc);
554 dma_async_issue_pending(chan);
555 return;
556}
557
558/*
559 * interrupts disabled on entry
560 */
561static void imx_start_tx(struct uart_port *port)
562{
563 struct imx_port *sport = (struct imx_port *)port;
564 unsigned long temp;
565
566 if (USE_IRDA(sport)) {
567 /* half duplex in IrDA mode; have to disable receive mode */
568 temp = readl(sport->port.membase + UCR4);
569 temp &= ~(UCR4_DREN);
570 writel(temp, sport->port.membase + UCR4);
571
572 temp = readl(sport->port.membase + UCR1);
573 temp &= ~(UCR1_RRDYEN);
574 writel(temp, sport->port.membase + UCR1);
575 }
576 /* Clear any pending ORE flag before enabling interrupt */
577 temp = readl(sport->port.membase + USR2);
578 writel(temp | USR2_ORE, sport->port.membase + USR2);
579
580 temp = readl(sport->port.membase + UCR4);
581 temp |= UCR4_OREN;
582 writel(temp, sport->port.membase + UCR4);
583
584 if (!sport->dma_is_enabled) {
585 temp = readl(sport->port.membase + UCR1);
586 writel(temp | UCR1_TXMPTYEN, sport->port.membase + UCR1);
587 }
588
589 if (USE_IRDA(sport)) {
590 temp = readl(sport->port.membase + UCR1);
591 temp |= UCR1_TRDYEN;
592 writel(temp, sport->port.membase + UCR1);
593
594 temp = readl(sport->port.membase + UCR4);
595 temp |= UCR4_TCEN;
596 writel(temp, sport->port.membase + UCR4);
597 }
598
599 if (sport->dma_is_enabled) {
600 imx_dma_tx(sport);
601 return;
602 }
603
604 if (readl(sport->port.membase + uts_reg(sport)) & UTS_TXEMPTY)
605 imx_transmit_buffer(sport);
606}
607
608static irqreturn_t imx_rtsint(int irq, void *dev_id)
609{
610 struct imx_port *sport = dev_id;
611 unsigned int val;
612 unsigned long flags;
613
614 spin_lock_irqsave(&sport->port.lock, flags);
615
616 writel(USR1_RTSD, sport->port.membase + USR1);
617 val = readl(sport->port.membase + USR1) & USR1_RTSS;
618 uart_handle_cts_change(&sport->port, !!val);
619 wake_up_interruptible(&sport->port.state->port.delta_msr_wait);
620
621 spin_unlock_irqrestore(&sport->port.lock, flags);
622 return IRQ_HANDLED;
623}
624
625static irqreturn_t imx_txint(int irq, void *dev_id)
626{
627 struct imx_port *sport = dev_id;
628 struct circ_buf *xmit = &sport->port.state->xmit;
629 unsigned long flags;
630
631 spin_lock_irqsave(&sport->port.lock, flags);
632 if (sport->port.x_char) {
633 /* Send next char */
634 writel(sport->port.x_char, sport->port.membase + URTX0);
635 goto out;
636 }
637
638 if (uart_circ_empty(xmit) || uart_tx_stopped(&sport->port)) {
639 imx_stop_tx(&sport->port);
640 goto out;
641 }
642
643 imx_transmit_buffer(sport);
644
645 if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)
646 uart_write_wakeup(&sport->port);
647
648out:
649 spin_unlock_irqrestore(&sport->port.lock, flags);
650 return IRQ_HANDLED;
651}
652
653static irqreturn_t imx_rxint(int irq, void *dev_id)
654{
655 struct imx_port *sport = dev_id;
656 unsigned int rx, flg, ignored = 0;
657 struct tty_port *port = &sport->port.state->port;
658 unsigned long flags, temp;
659
660 spin_lock_irqsave(&sport->port.lock, flags);
661
662 while (readl(sport->port.membase + USR2) & USR2_RDR) {
663 flg = TTY_NORMAL;
664 sport->port.icount.rx++;
665
666 rx = readl(sport->port.membase + URXD0);
667
668 temp = readl(sport->port.membase + USR2);
669 if (temp & USR2_BRCD) {
670 writel(USR2_BRCD, sport->port.membase + USR2);
671 if (uart_handle_break(&sport->port))
672 continue;
673 }
674
675 if (uart_handle_sysrq_char(&sport->port, (unsigned char)rx))
676 continue;
677
678 if (unlikely(rx & URXD_ERR)) {
679 if (rx & URXD_BRK)
680 sport->port.icount.brk++;
681 else if (rx & URXD_PRERR)
682 sport->port.icount.parity++;
683 else if (rx & URXD_FRMERR)
684 sport->port.icount.frame++;
685 if (rx & URXD_OVRRUN)
686 sport->port.icount.overrun++;
687
688 if (rx & sport->port.ignore_status_mask) {
689 if (++ignored > 100)
690 goto out;
691 continue;
692 }
693
694 rx &= sport->port.read_status_mask;
695
696 if (rx & URXD_BRK)
697 flg = TTY_BREAK;
698 else if (rx & URXD_PRERR)
699 flg = TTY_PARITY;
700 else if (rx & URXD_FRMERR)
701 flg = TTY_FRAME;
702 if (rx & URXD_OVRRUN)
703 flg = TTY_OVERRUN;
704
705#ifdef SUPPORT_SYSRQ
706 sport->port.sysrq = 0;
707#endif
708 }
709
710 tty_insert_flip_char(port, rx, flg);
711 }
712
713out:
714 spin_unlock_irqrestore(&sport->port.lock, flags);
715 tty_flip_buffer_push(port);
716 return IRQ_HANDLED;
717}
718
719static int start_rx_dma(struct imx_port *sport);
720/*
721 * If the RXFIFO is filled with some data, and then we
722 * arise a DMA operation to receive them.
723 */
724static void imx_dma_rxint(struct imx_port *sport)
725{
726 unsigned long temp;
727
728 temp = readl(sport->port.membase + USR2);
729 if ((temp & USR2_RDR) && !sport->dma_is_rxing) {
730 sport->dma_is_rxing = 1;
731
732 /* disable the `Recerver Ready Interrrupt` */
733 temp = readl(sport->port.membase + UCR1);
734 temp &= ~(UCR1_RRDYEN);
735 writel(temp, sport->port.membase + UCR1);
736
737 /* tell the DMA to receive the data. */
738 start_rx_dma(sport);
739 }
740}
741
742static irqreturn_t imx_int(int irq, void *dev_id)
743{
744 struct imx_port *sport = dev_id;
745 unsigned int sts;
746 unsigned int sts2;
747
748 sts = readl(sport->port.membase + USR1);
749
750 if (sts & USR1_RRDY) {
751 if (sport->dma_is_enabled)
752 imx_dma_rxint(sport);
753 else
754 imx_rxint(irq, dev_id);
755 }
756
757 if (sts & USR1_TRDY &&
758 readl(sport->port.membase + UCR1) & UCR1_TXMPTYEN)
759 imx_txint(irq, dev_id);
760
761 if (sts & USR1_RTSD)
762 imx_rtsint(irq, dev_id);
763
764 if (sts & USR1_AWAKE)
765 writel(USR1_AWAKE, sport->port.membase + USR1);
766
767 sts2 = readl(sport->port.membase + USR2);
768 if (sts2 & USR2_ORE) {
769 dev_err(sport->port.dev, "Rx FIFO overrun\n");
770 sport->port.icount.overrun++;
771 writel(sts2 | USR2_ORE, sport->port.membase + USR2);
772 }
773
774 return IRQ_HANDLED;
775}
776
777/*
778 * Return TIOCSER_TEMT when transmitter is not busy.
779 */
780static unsigned int imx_tx_empty(struct uart_port *port)
781{
782 struct imx_port *sport = (struct imx_port *)port;
783 unsigned int ret;
784
785 ret = (readl(sport->port.membase + USR2) & USR2_TXDC) ? TIOCSER_TEMT : 0;
786
787 /* If the TX DMA is working, return 0. */
788 if (sport->dma_is_enabled && sport->dma_is_txing)
789 ret = 0;
790
791 return ret;
792}
793
794/*
795 * We have a modem side uart, so the meanings of RTS and CTS are inverted.
796 */
797static unsigned int imx_get_mctrl(struct uart_port *port)
798{
799 struct imx_port *sport = (struct imx_port *)port;
800 unsigned int tmp = TIOCM_DSR | TIOCM_CAR;
801
802 if (readl(sport->port.membase + USR1) & USR1_RTSS)
803 tmp |= TIOCM_CTS;
804
805 if (readl(sport->port.membase + UCR2) & UCR2_CTS)
806 tmp |= TIOCM_RTS;
807
808 if (readl(sport->port.membase + uts_reg(sport)) & UTS_LOOP)
809 tmp |= TIOCM_LOOP;
810
811 return tmp;
812}
813
814static void imx_set_mctrl(struct uart_port *port, unsigned int mctrl)
815{
816 struct imx_port *sport = (struct imx_port *)port;
817 unsigned long temp;
818
819 temp = readl(sport->port.membase + UCR2) & ~UCR2_CTS;
820
821 if (mctrl & TIOCM_RTS)
822 if (!sport->dma_is_enabled)
823 temp |= UCR2_CTS;
824
825 writel(temp, sport->port.membase + UCR2);
826
827 temp = readl(sport->port.membase + uts_reg(sport)) & ~UTS_LOOP;
828 if (mctrl & TIOCM_LOOP)
829 temp |= UTS_LOOP;
830 writel(temp, sport->port.membase + uts_reg(sport));
831}
832
833/*
834 * Interrupts always disabled.
835 */
836static void imx_break_ctl(struct uart_port *port, int break_state)
837{
838 struct imx_port *sport = (struct imx_port *)port;
839 unsigned long flags, temp;
840
841 spin_lock_irqsave(&sport->port.lock, flags);
842
843 temp = readl(sport->port.membase + UCR1) & ~UCR1_SNDBRK;
844
845 if (break_state != 0)
846 temp |= UCR1_SNDBRK;
847
848 writel(temp, sport->port.membase + UCR1);
849
850 spin_unlock_irqrestore(&sport->port.lock, flags);
851}
852
853#define TXTL 2 /* reset default */
854#define RXTL 1 /* reset default */
855
856static int imx_setup_ufcr(struct imx_port *sport, unsigned int mode)
857{
858 unsigned int val;
859
860 /* set receiver / transmitter trigger level */
861 val = readl(sport->port.membase + UFCR) & (UFCR_RFDIV | UFCR_DCEDTE);
862 val |= TXTL << UFCR_TXTL_SHF | RXTL;
863 writel(val, sport->port.membase + UFCR);
864 return 0;
865}
866
867#define RX_BUF_SIZE (PAGE_SIZE)
868static void imx_rx_dma_done(struct imx_port *sport)
869{
870 unsigned long temp;
871
872 /* Enable this interrupt when the RXFIFO is empty. */
873 temp = readl(sport->port.membase + UCR1);
874 temp |= UCR1_RRDYEN;
875 writel(temp, sport->port.membase + UCR1);
876
877 sport->dma_is_rxing = 0;
878
879 /* Is the shutdown waiting for us? */
880 if (waitqueue_active(&sport->dma_wait))
881 wake_up(&sport->dma_wait);
882}
883
884/*
885 * There are three kinds of RX DMA interrupts(such as in the MX6Q):
886 * [1] the RX DMA buffer is full.
887 * [2] the Aging timer expires(wait for 8 bytes long)
888 * [3] the Idle Condition Detect(enabled the UCR4_IDDMAEN).
889 *
890 * The [2] is trigger when a character was been sitting in the FIFO
891 * meanwhile [3] can wait for 32 bytes long when the RX line is
892 * on IDLE state and RxFIFO is empty.
893 */
894static void dma_rx_callback(void *data)
895{
896 struct imx_port *sport = data;
897 struct dma_chan *chan = sport->dma_chan_rx;
898 struct scatterlist *sgl = &sport->rx_sgl;
899 struct tty_port *port = &sport->port.state->port;
900 struct dma_tx_state state;
901 enum dma_status status;
902 unsigned int count;
903
904 /* unmap it first */
905 dma_unmap_sg(sport->port.dev, sgl, 1, DMA_FROM_DEVICE);
906
907 status = dmaengine_tx_status(chan, (dma_cookie_t)0, &state);
908 count = RX_BUF_SIZE - state.residue;
909 dev_dbg(sport->port.dev, "We get %d bytes.\n", count);
910
911 if (count) {
912 tty_insert_flip_string(port, sport->rx_buf, count);
913 tty_flip_buffer_push(port);
914
915 start_rx_dma(sport);
916 } else
917 imx_rx_dma_done(sport);
918}
919
920static int start_rx_dma(struct imx_port *sport)
921{
922 struct scatterlist *sgl = &sport->rx_sgl;
923 struct dma_chan *chan = sport->dma_chan_rx;
924 struct device *dev = sport->port.dev;
925 struct dma_async_tx_descriptor *desc;
926 int ret;
927
928 sg_init_one(sgl, sport->rx_buf, RX_BUF_SIZE);
929 ret = dma_map_sg(dev, sgl, 1, DMA_FROM_DEVICE);
930 if (ret == 0) {
931 dev_err(dev, "DMA mapping error for RX.\n");
932 return -EINVAL;
933 }
934 desc = dmaengine_prep_slave_sg(chan, sgl, 1, DMA_DEV_TO_MEM,
935 DMA_PREP_INTERRUPT);
936 if (!desc) {
937 dev_err(dev, "We cannot prepare for the RX slave dma!\n");
938 return -EINVAL;
939 }
940 desc->callback = dma_rx_callback;
941 desc->callback_param = sport;
942
943 dev_dbg(dev, "RX: prepare for the DMA.\n");
944 dmaengine_submit(desc);
945 dma_async_issue_pending(chan);
946 return 0;
947}
948
949static void imx_uart_dma_exit(struct imx_port *sport)
950{
951 if (sport->dma_chan_rx) {
952 dma_release_channel(sport->dma_chan_rx);
953 sport->dma_chan_rx = NULL;
954
955 kfree(sport->rx_buf);
956 sport->rx_buf = NULL;
957 }
958
959 if (sport->dma_chan_tx) {
960 dma_release_channel(sport->dma_chan_tx);
961 sport->dma_chan_tx = NULL;
962 }
963
964 sport->dma_is_inited = 0;
965}
966
967static int imx_uart_dma_init(struct imx_port *sport)
968{
969 struct dma_slave_config slave_config = {};
970 struct device *dev = sport->port.dev;
971 int ret;
972
973 /* Prepare for RX : */
974 sport->dma_chan_rx = dma_request_slave_channel(dev, "rx");
975 if (!sport->dma_chan_rx) {
976 dev_dbg(dev, "cannot get the DMA channel.\n");
977 ret = -EINVAL;
978 goto err;
979 }
980
981 slave_config.direction = DMA_DEV_TO_MEM;
982 slave_config.src_addr = sport->port.mapbase + URXD0;
983 slave_config.src_addr_width = DMA_SLAVE_BUSWIDTH_1_BYTE;
984 slave_config.src_maxburst = RXTL;
985 ret = dmaengine_slave_config(sport->dma_chan_rx, &slave_config);
986 if (ret) {
987 dev_err(dev, "error in RX dma configuration.\n");
988 goto err;
989 }
990
991 sport->rx_buf = kzalloc(PAGE_SIZE, GFP_KERNEL);
992 if (!sport->rx_buf) {
993 dev_err(dev, "cannot alloc DMA buffer.\n");
994 ret = -ENOMEM;
995 goto err;
996 }
997
998 /* Prepare for TX : */
999 sport->dma_chan_tx = dma_request_slave_channel(dev, "tx");
1000 if (!sport->dma_chan_tx) {
1001 dev_err(dev, "cannot get the TX DMA channel!\n");
1002 ret = -EINVAL;
1003 goto err;
1004 }
1005
1006 slave_config.direction = DMA_MEM_TO_DEV;
1007 slave_config.dst_addr = sport->port.mapbase + URTX0;
1008 slave_config.dst_addr_width = DMA_SLAVE_BUSWIDTH_1_BYTE;
1009 slave_config.dst_maxburst = TXTL;
1010 ret = dmaengine_slave_config(sport->dma_chan_tx, &slave_config);
1011 if (ret) {
1012 dev_err(dev, "error in TX dma configuration.");
1013 goto err;
1014 }
1015
1016 sport->dma_is_inited = 1;
1017
1018 return 0;
1019err:
1020 imx_uart_dma_exit(sport);
1021 return ret;
1022}
1023
1024static void imx_enable_dma(struct imx_port *sport)
1025{
1026 unsigned long temp;
1027
1028 init_waitqueue_head(&sport->dma_wait);
1029
1030 /* set UCR1 */
1031 temp = readl(sport->port.membase + UCR1);
1032 temp |= UCR1_RDMAEN | UCR1_TDMAEN | UCR1_ATDMAEN |
1033 /* wait for 32 idle frames for IDDMA interrupt */
1034 UCR1_ICD_REG(3);
1035 writel(temp, sport->port.membase + UCR1);
1036
1037 /* set UCR4 */
1038 temp = readl(sport->port.membase + UCR4);
1039 temp |= UCR4_IDDMAEN;
1040 writel(temp, sport->port.membase + UCR4);
1041
1042 sport->dma_is_enabled = 1;
1043}
1044
1045static void imx_disable_dma(struct imx_port *sport)
1046{
1047 unsigned long temp;
1048
1049 /* clear UCR1 */
1050 temp = readl(sport->port.membase + UCR1);
1051 temp &= ~(UCR1_RDMAEN | UCR1_TDMAEN | UCR1_ATDMAEN);
1052 writel(temp, sport->port.membase + UCR1);
1053
1054 /* clear UCR2 */
1055 temp = readl(sport->port.membase + UCR2);
1056 temp &= ~(UCR2_CTSC | UCR2_CTS);
1057 writel(temp, sport->port.membase + UCR2);
1058
1059 /* clear UCR4 */
1060 temp = readl(sport->port.membase + UCR4);
1061 temp &= ~UCR4_IDDMAEN;
1062 writel(temp, sport->port.membase + UCR4);
1063
1064 sport->dma_is_enabled = 0;
1065}
1066
1067/* half the RX buffer size */
1068#define CTSTL 16
1069
1070static int imx_startup(struct uart_port *port)
1071{
1072 struct imx_port *sport = (struct imx_port *)port;
1073 int retval;
1074 unsigned long flags, temp;
1075
1076 retval = clk_prepare_enable(sport->clk_per);
1077 if (retval)
1078 goto error_out1;
1079 retval = clk_prepare_enable(sport->clk_ipg);
1080 if (retval) {
1081 clk_disable_unprepare(sport->clk_per);
1082 goto error_out1;
1083 }
1084
1085 imx_setup_ufcr(sport, 0);
1086
1087 /* disable the DREN bit (Data Ready interrupt enable) before
1088 * requesting IRQs
1089 */
1090 temp = readl(sport->port.membase + UCR4);
1091
1092 if (USE_IRDA(sport))
1093 temp |= UCR4_IRSC;
1094
1095 /* set the trigger level for CTS */
1096 temp &= ~(UCR4_CTSTL_MASK << UCR4_CTSTL_SHF);
1097 temp |= CTSTL << UCR4_CTSTL_SHF;
1098
1099 writel(temp & ~UCR4_DREN, sport->port.membase + UCR4);
1100
1101 if (USE_IRDA(sport)) {
1102 /* reset fifo's and state machines */
1103 int i = 100;
1104 temp = readl(sport->port.membase + UCR2);
1105 temp &= ~UCR2_SRST;
1106 writel(temp, sport->port.membase + UCR2);
1107 while (!(readl(sport->port.membase + UCR2) & UCR2_SRST) &&
1108 (--i > 0)) {
1109 udelay(1);
1110 }
1111 }
1112
1113 /*
1114 * Allocate the IRQ(s) i.MX1 has three interrupts whereas later
1115 * chips only have one interrupt.
1116 */
1117 if (sport->txirq > 0) {
1118 retval = request_irq(sport->rxirq, imx_rxint, 0,
1119 dev_name(port->dev), sport);
1120 if (retval)
1121 goto error_out1;
1122
1123 retval = request_irq(sport->txirq, imx_txint, 0,
1124 dev_name(port->dev), sport);
1125 if (retval)
1126 goto error_out2;
1127
1128 /* do not use RTS IRQ on IrDA */
1129 if (!USE_IRDA(sport)) {
1130 retval = request_irq(sport->rtsirq, imx_rtsint, 0,
1131 dev_name(port->dev), sport);
1132 if (retval)
1133 goto error_out3;
1134 }
1135 } else {
1136 retval = request_irq(sport->port.irq, imx_int, 0,
1137 dev_name(port->dev), sport);
1138 if (retval) {
1139 free_irq(sport->port.irq, sport);
1140 goto error_out1;
1141 }
1142 }
1143
1144 spin_lock_irqsave(&sport->port.lock, flags);
1145 /*
1146 * Finally, clear and enable interrupts
1147 */
1148 writel(USR1_RTSD, sport->port.membase + USR1);
1149
1150 temp = readl(sport->port.membase + UCR1);
1151 temp |= UCR1_RRDYEN | UCR1_RTSDEN | UCR1_UARTEN;
1152
1153 if (USE_IRDA(sport)) {
1154 temp |= UCR1_IREN;
1155 temp &= ~(UCR1_RTSDEN);
1156 }
1157
1158 writel(temp, sport->port.membase + UCR1);
1159
1160 temp = readl(sport->port.membase + UCR2);
1161 temp |= (UCR2_RXEN | UCR2_TXEN);
1162 if (!sport->have_rtscts)
1163 temp |= UCR2_IRTS;
1164 writel(temp, sport->port.membase + UCR2);
1165
1166 if (USE_IRDA(sport)) {
1167 /* clear RX-FIFO */
1168 int i = 64;
1169 while ((--i > 0) &&
1170 (readl(sport->port.membase + URXD0) & URXD_CHARRDY)) {
1171 barrier();
1172 }
1173 }
1174
1175 if (!is_imx1_uart(sport)) {
1176 temp = readl(sport->port.membase + UCR3);
1177 temp |= IMX21_UCR3_RXDMUXSEL;
1178 writel(temp, sport->port.membase + UCR3);
1179 }
1180
1181 if (USE_IRDA(sport)) {
1182 temp = readl(sport->port.membase + UCR4);
1183 if (sport->irda_inv_rx)
1184 temp |= UCR4_INVR;
1185 else
1186 temp &= ~(UCR4_INVR);
1187 writel(temp | UCR4_DREN, sport->port.membase + UCR4);
1188
1189 temp = readl(sport->port.membase + UCR3);
1190 if (sport->irda_inv_tx)
1191 temp |= UCR3_INVT;
1192 else
1193 temp &= ~(UCR3_INVT);
1194 writel(temp, sport->port.membase + UCR3);
1195 }
1196
1197 /*
1198 * Enable modem status interrupts
1199 */
1200 imx_enable_ms(&sport->port);
1201 spin_unlock_irqrestore(&sport->port.lock, flags);
1202
1203 if (USE_IRDA(sport)) {
1204 struct imxuart_platform_data *pdata;
1205 pdata = dev_get_platdata(sport->port.dev);
1206 sport->irda_inv_rx = pdata->irda_inv_rx;
1207 sport->irda_inv_tx = pdata->irda_inv_tx;
1208 sport->trcv_delay = pdata->transceiver_delay;
1209 if (pdata->irda_enable)
1210 pdata->irda_enable(1);
1211 }
1212
1213 return 0;
1214
1215error_out3:
1216 if (sport->txirq)
1217 free_irq(sport->txirq, sport);
1218error_out2:
1219 if (sport->rxirq)
1220 free_irq(sport->rxirq, sport);
1221error_out1:
1222 return retval;
1223}
1224
1225static void imx_shutdown(struct uart_port *port)
1226{
1227 struct imx_port *sport = (struct imx_port *)port;
1228 unsigned long temp;
1229 unsigned long flags;
1230
1231 if (sport->dma_is_enabled) {
1232 /* We have to wait for the DMA to finish. */
1233 wait_event(sport->dma_wait,
1234 !sport->dma_is_rxing && !sport->dma_is_txing);
1235 imx_stop_rx(port);
1236 imx_disable_dma(sport);
1237 imx_uart_dma_exit(sport);
1238 }
1239
1240 spin_lock_irqsave(&sport->port.lock, flags);
1241 temp = readl(sport->port.membase + UCR2);
1242 temp &= ~(UCR2_TXEN);
1243 writel(temp, sport->port.membase + UCR2);
1244 spin_unlock_irqrestore(&sport->port.lock, flags);
1245
1246 if (USE_IRDA(sport)) {
1247 struct imxuart_platform_data *pdata;
1248 pdata = dev_get_platdata(sport->port.dev);
1249 if (pdata->irda_enable)
1250 pdata->irda_enable(0);
1251 }
1252
1253 /*
1254 * Stop our timer.
1255 */
1256 del_timer_sync(&sport->timer);
1257
1258 /*
1259 * Free the interrupts
1260 */
1261 if (sport->txirq > 0) {
1262 if (!USE_IRDA(sport))
1263 free_irq(sport->rtsirq, sport);
1264 free_irq(sport->txirq, sport);
1265 free_irq(sport->rxirq, sport);
1266 } else
1267 free_irq(sport->port.irq, sport);
1268
1269 /*
1270 * Disable all interrupts, port and break condition.
1271 */
1272
1273 spin_lock_irqsave(&sport->port.lock, flags);
1274 temp = readl(sport->port.membase + UCR1);
1275 temp &= ~(UCR1_TXMPTYEN | UCR1_RRDYEN | UCR1_RTSDEN | UCR1_UARTEN);
1276 if (USE_IRDA(sport))
1277 temp &= ~(UCR1_IREN);
1278
1279 writel(temp, sport->port.membase + UCR1);
1280 spin_unlock_irqrestore(&sport->port.lock, flags);
1281
1282 clk_disable_unprepare(sport->clk_per);
1283 clk_disable_unprepare(sport->clk_ipg);
1284}
1285
1286static void imx_flush_buffer(struct uart_port *port)
1287{
1288 struct imx_port *sport = (struct imx_port *)port;
1289
1290 if (sport->dma_is_enabled) {
1291 sport->tx_bytes = 0;
1292 dmaengine_terminate_all(sport->dma_chan_tx);
1293 }
1294}
1295
1296static void
1297imx_set_termios(struct uart_port *port, struct ktermios *termios,
1298 struct ktermios *old)
1299{
1300 struct imx_port *sport = (struct imx_port *)port;
1301 unsigned long flags;
1302 unsigned int ucr2, old_ucr1, old_txrxen, baud, quot;
1303 unsigned int old_csize = old ? old->c_cflag & CSIZE : CS8;
1304 unsigned int div, ufcr;
1305 unsigned long num, denom;
1306 uint64_t tdiv64;
1307
1308 /*
1309 * If we don't support modem control lines, don't allow
1310 * these to be set.
1311 */
1312 if (0) {
1313 termios->c_cflag &= ~(HUPCL | CRTSCTS | CMSPAR);
1314 termios->c_cflag |= CLOCAL;
1315 }
1316
1317 /*
1318 * We only support CS7 and CS8.
1319 */
1320 while ((termios->c_cflag & CSIZE) != CS7 &&
1321 (termios->c_cflag & CSIZE) != CS8) {
1322 termios->c_cflag &= ~CSIZE;
1323 termios->c_cflag |= old_csize;
1324 old_csize = CS8;
1325 }
1326
1327 if ((termios->c_cflag & CSIZE) == CS8)
1328 ucr2 = UCR2_WS | UCR2_SRST | UCR2_IRTS;
1329 else
1330 ucr2 = UCR2_SRST | UCR2_IRTS;
1331
1332 if (termios->c_cflag & CRTSCTS) {
1333 if (sport->have_rtscts) {
1334 ucr2 &= ~UCR2_IRTS;
1335 ucr2 |= UCR2_CTSC;
1336
1337 /* Can we enable the DMA support? */
1338 if (is_imx6q_uart(sport) && !uart_console(port)
1339 && !sport->dma_is_inited)
1340 imx_uart_dma_init(sport);
1341 } else {
1342 termios->c_cflag &= ~CRTSCTS;
1343 }
1344 }
1345
1346 if (termios->c_cflag & CSTOPB)
1347 ucr2 |= UCR2_STPB;
1348 if (termios->c_cflag & PARENB) {
1349 ucr2 |= UCR2_PREN;
1350 if (termios->c_cflag & PARODD)
1351 ucr2 |= UCR2_PROE;
1352 }
1353
1354 del_timer_sync(&sport->timer);
1355
1356 /*
1357 * Ask the core to calculate the divisor for us.
1358 */
1359 baud = uart_get_baud_rate(port, termios, old, 50, port->uartclk / 16);
1360 quot = uart_get_divisor(port, baud);
1361
1362 spin_lock_irqsave(&sport->port.lock, flags);
1363
1364 sport->port.read_status_mask = 0;
1365 if (termios->c_iflag & INPCK)
1366 sport->port.read_status_mask |= (URXD_FRMERR | URXD_PRERR);
1367 if (termios->c_iflag & (BRKINT | PARMRK))
1368 sport->port.read_status_mask |= URXD_BRK;
1369
1370 /*
1371 * Characters to ignore
1372 */
1373 sport->port.ignore_status_mask = 0;
1374 if (termios->c_iflag & IGNPAR)
1375 sport->port.ignore_status_mask |= URXD_PRERR;
1376 if (termios->c_iflag & IGNBRK) {
1377 sport->port.ignore_status_mask |= URXD_BRK;
1378 /*
1379 * If we're ignoring parity and break indicators,
1380 * ignore overruns too (for real raw support).
1381 */
1382 if (termios->c_iflag & IGNPAR)
1383 sport->port.ignore_status_mask |= URXD_OVRRUN;
1384 }
1385
1386 /*
1387 * Update the per-port timeout.
1388 */
1389 uart_update_timeout(port, termios->c_cflag, baud);
1390
1391 /*
1392 * disable interrupts and drain transmitter
1393 */
1394 old_ucr1 = readl(sport->port.membase + UCR1);
1395 writel(old_ucr1 & ~(UCR1_TXMPTYEN | UCR1_RRDYEN | UCR1_RTSDEN),
1396 sport->port.membase + UCR1);
1397
1398 while (!(readl(sport->port.membase + USR2) & USR2_TXDC))
1399 barrier();
1400
1401 /* then, disable everything */
1402 old_txrxen = readl(sport->port.membase + UCR2);
1403 writel(old_txrxen & ~(UCR2_TXEN | UCR2_RXEN),
1404 sport->port.membase + UCR2);
1405 old_txrxen &= (UCR2_TXEN | UCR2_RXEN);
1406
1407 if (USE_IRDA(sport)) {
1408 /*
1409 * use maximum available submodule frequency to
1410 * avoid missing short pulses due to low sampling rate
1411 */
1412 div = 1;
1413 } else {
1414 /* custom-baudrate handling */
1415 div = sport->port.uartclk / (baud * 16);
1416 if (baud == 38400 && quot != div)
1417 baud = sport->port.uartclk / (quot * 16);
1418
1419 div = sport->port.uartclk / (baud * 16);
1420 if (div > 7)
1421 div = 7;
1422 if (!div)
1423 div = 1;
1424 }
1425
1426 rational_best_approximation(16 * div * baud, sport->port.uartclk,
1427 1 << 16, 1 << 16, &num, &denom);
1428
1429 tdiv64 = sport->port.uartclk;
1430 tdiv64 *= num;
1431 do_div(tdiv64, denom * 16 * div);
1432 tty_termios_encode_baud_rate(termios,
1433 (speed_t)tdiv64, (speed_t)tdiv64);
1434
1435 num -= 1;
1436 denom -= 1;
1437
1438 ufcr = readl(sport->port.membase + UFCR);
1439 ufcr = (ufcr & (~UFCR_RFDIV)) | UFCR_RFDIV_REG(div);
1440 if (sport->dte_mode)
1441 ufcr |= UFCR_DCEDTE;
1442 writel(ufcr, sport->port.membase + UFCR);
1443
1444 writel(num, sport->port.membase + UBIR);
1445 writel(denom, sport->port.membase + UBMR);
1446
1447 if (!is_imx1_uart(sport))
1448 writel(sport->port.uartclk / div / 1000,
1449 sport->port.membase + IMX21_ONEMS);
1450
1451 writel(old_ucr1, sport->port.membase + UCR1);
1452
1453 /* set the parity, stop bits and data size */
1454 writel(ucr2 | old_txrxen, sport->port.membase + UCR2);
1455
1456 if (UART_ENABLE_MS(&sport->port, termios->c_cflag))
1457 imx_enable_ms(&sport->port);
1458
1459 if (sport->dma_is_inited && !sport->dma_is_enabled)
1460 imx_enable_dma(sport);
1461 spin_unlock_irqrestore(&sport->port.lock, flags);
1462}
1463
1464static const char *imx_type(struct uart_port *port)
1465{
1466 struct imx_port *sport = (struct imx_port *)port;
1467
1468 return sport->port.type == PORT_IMX ? "IMX" : NULL;
1469}
1470
1471/*
1472 * Configure/autoconfigure the port.
1473 */
1474static void imx_config_port(struct uart_port *port, int flags)
1475{
1476 struct imx_port *sport = (struct imx_port *)port;
1477
1478 if (flags & UART_CONFIG_TYPE)
1479 sport->port.type = PORT_IMX;
1480}
1481
1482/*
1483 * Verify the new serial_struct (for TIOCSSERIAL).
1484 * The only change we allow are to the flags and type, and
1485 * even then only between PORT_IMX and PORT_UNKNOWN
1486 */
1487static int
1488imx_verify_port(struct uart_port *port, struct serial_struct *ser)
1489{
1490 struct imx_port *sport = (struct imx_port *)port;
1491 int ret = 0;
1492
1493 if (ser->type != PORT_UNKNOWN && ser->type != PORT_IMX)
1494 ret = -EINVAL;
1495 if (sport->port.irq != ser->irq)
1496 ret = -EINVAL;
1497 if (ser->io_type != UPIO_MEM)
1498 ret = -EINVAL;
1499 if (sport->port.uartclk / 16 != ser->baud_base)
1500 ret = -EINVAL;
1501 if (sport->port.mapbase != (unsigned long)ser->iomem_base)
1502 ret = -EINVAL;
1503 if (sport->port.iobase != ser->port)
1504 ret = -EINVAL;
1505 if (ser->hub6 != 0)
1506 ret = -EINVAL;
1507 return ret;
1508}
1509
1510#if defined(CONFIG_CONSOLE_POLL)
1511static int imx_poll_get_char(struct uart_port *port)
1512{
1513 struct imx_port_ucrs old_ucr;
1514 unsigned int status;
1515 unsigned char c;
1516
1517 /* save control registers */
1518 imx_port_ucrs_save(port, &old_ucr);
1519
1520 /* disable interrupts */
1521 writel(UCR1_UARTEN, port->membase + UCR1);
1522 writel(old_ucr.ucr2 & ~(UCR2_ATEN | UCR2_RTSEN | UCR2_ESCI),
1523 port->membase + UCR2);
1524 writel(old_ucr.ucr3 & ~(UCR3_DCD | UCR3_RI | UCR3_DTREN),
1525 port->membase + UCR3);
1526
1527 /* poll */
1528 do {
1529 status = readl(port->membase + USR2);
1530 } while (~status & USR2_RDR);
1531
1532 /* read */
1533 c = readl(port->membase + URXD0);
1534
1535 /* restore control registers */
1536 imx_port_ucrs_restore(port, &old_ucr);
1537
1538 return c;
1539}
1540
1541static void imx_poll_put_char(struct uart_port *port, unsigned char c)
1542{
1543 struct imx_port_ucrs old_ucr;
1544 unsigned int status;
1545
1546 /* save control registers */
1547 imx_port_ucrs_save(port, &old_ucr);
1548
1549 /* disable interrupts */
1550 writel(UCR1_UARTEN, port->membase + UCR1);
1551 writel(old_ucr.ucr2 & ~(UCR2_ATEN | UCR2_RTSEN | UCR2_ESCI),
1552 port->membase + UCR2);
1553 writel(old_ucr.ucr3 & ~(UCR3_DCD | UCR3_RI | UCR3_DTREN),
1554 port->membase + UCR3);
1555
1556 /* drain */
1557 do {
1558 status = readl(port->membase + USR1);
1559 } while (~status & USR1_TRDY);
1560
1561 /* write */
1562 writel(c, port->membase + URTX0);
1563
1564 /* flush */
1565 do {
1566 status = readl(port->membase + USR2);
1567 } while (~status & USR2_TXDC);
1568
1569 /* restore control registers */
1570 imx_port_ucrs_restore(port, &old_ucr);
1571}
1572#endif
1573
1574static struct uart_ops imx_pops = {
1575 .tx_empty = imx_tx_empty,
1576 .set_mctrl = imx_set_mctrl,
1577 .get_mctrl = imx_get_mctrl,
1578 .stop_tx = imx_stop_tx,
1579 .start_tx = imx_start_tx,
1580 .stop_rx = imx_stop_rx,
1581 .enable_ms = imx_enable_ms,
1582 .break_ctl = imx_break_ctl,
1583 .startup = imx_startup,
1584 .shutdown = imx_shutdown,
1585 .flush_buffer = imx_flush_buffer,
1586 .set_termios = imx_set_termios,
1587 .type = imx_type,
1588 .config_port = imx_config_port,
1589 .verify_port = imx_verify_port,
1590#if defined(CONFIG_CONSOLE_POLL)
1591 .poll_get_char = imx_poll_get_char,
1592 .poll_put_char = imx_poll_put_char,
1593#endif
1594};
1595
1596static struct imx_port *imx_ports[UART_NR];
1597
1598#ifdef CONFIG_SERIAL_IMX_CONSOLE
1599static void imx_console_putchar(struct uart_port *port, int ch)
1600{
1601 struct imx_port *sport = (struct imx_port *)port;
1602
1603 while (readl(sport->port.membase + uts_reg(sport)) & UTS_TXFULL)
1604 barrier();
1605
1606 writel(ch, sport->port.membase + URTX0);
1607}
1608
1609/*
1610 * Interrupts are disabled on entering
1611 */
1612static void
1613imx_console_write(struct console *co, const char *s, unsigned int count)
1614{
1615 struct imx_port *sport = imx_ports[co->index];
1616 struct imx_port_ucrs old_ucr;
1617 unsigned int ucr1;
1618 unsigned long flags = 0;
1619 int locked = 1;
1620 int retval;
1621
1622 retval = clk_enable(sport->clk_per);
1623 if (retval)
1624 return;
1625 retval = clk_enable(sport->clk_ipg);
1626 if (retval) {
1627 clk_disable(sport->clk_per);
1628 return;
1629 }
1630
1631 if (sport->port.sysrq)
1632 locked = 0;
1633 else if (oops_in_progress)
1634 locked = spin_trylock_irqsave(&sport->port.lock, flags);
1635 else
1636 spin_lock_irqsave(&sport->port.lock, flags);
1637
1638 /*
1639 * First, save UCR1/2/3 and then disable interrupts
1640 */
1641 imx_port_ucrs_save(&sport->port, &old_ucr);
1642 ucr1 = old_ucr.ucr1;
1643
1644 if (is_imx1_uart(sport))
1645 ucr1 |= IMX1_UCR1_UARTCLKEN;
1646 ucr1 |= UCR1_UARTEN;
1647 ucr1 &= ~(UCR1_TXMPTYEN | UCR1_RRDYEN | UCR1_RTSDEN);
1648
1649 writel(ucr1, sport->port.membase + UCR1);
1650
1651 writel(old_ucr.ucr2 | UCR2_TXEN, sport->port.membase + UCR2);
1652
1653 uart_console_write(&sport->port, s, count, imx_console_putchar);
1654
1655 /*
1656 * Finally, wait for transmitter to become empty
1657 * and restore UCR1/2/3
1658 */
1659 while (!(readl(sport->port.membase + USR2) & USR2_TXDC));
1660
1661 imx_port_ucrs_restore(&sport->port, &old_ucr);
1662
1663 if (locked)
1664 spin_unlock_irqrestore(&sport->port.lock, flags);
1665
1666 clk_disable(sport->clk_ipg);
1667 clk_disable(sport->clk_per);
1668}
1669
1670/*
1671 * If the port was already initialised (eg, by a boot loader),
1672 * try to determine the current setup.
1673 */
1674static void __init
1675imx_console_get_options(struct imx_port *sport, int *baud,
1676 int *parity, int *bits)
1677{
1678
1679 if (readl(sport->port.membase + UCR1) & UCR1_UARTEN) {
1680 /* ok, the port was enabled */
1681 unsigned int ucr2, ubir, ubmr, uartclk;
1682 unsigned int baud_raw;
1683 unsigned int ucfr_rfdiv;
1684
1685 ucr2 = readl(sport->port.membase + UCR2);
1686
1687 *parity = 'n';
1688 if (ucr2 & UCR2_PREN) {
1689 if (ucr2 & UCR2_PROE)
1690 *parity = 'o';
1691 else
1692 *parity = 'e';
1693 }
1694
1695 if (ucr2 & UCR2_WS)
1696 *bits = 8;
1697 else
1698 *bits = 7;
1699
1700 ubir = readl(sport->port.membase + UBIR) & 0xffff;
1701 ubmr = readl(sport->port.membase + UBMR) & 0xffff;
1702
1703 ucfr_rfdiv = (readl(sport->port.membase + UFCR) & UFCR_RFDIV) >> 7;
1704 if (ucfr_rfdiv == 6)
1705 ucfr_rfdiv = 7;
1706 else
1707 ucfr_rfdiv = 6 - ucfr_rfdiv;
1708
1709 uartclk = clk_get_rate(sport->clk_per);
1710 uartclk /= ucfr_rfdiv;
1711
1712 { /*
1713 * The next code provides exact computation of
1714 * baud_raw = round(((uartclk/16) * (ubir + 1)) / (ubmr + 1))
1715 * without need of float support or long long division,
1716 * which would be required to prevent 32bit arithmetic overflow
1717 */
1718 unsigned int mul = ubir + 1;
1719 unsigned int div = 16 * (ubmr + 1);
1720 unsigned int rem = uartclk % div;
1721
1722 baud_raw = (uartclk / div) * mul;
1723 baud_raw += (rem * mul + div / 2) / div;
1724 *baud = (baud_raw + 50) / 100 * 100;
1725 }
1726
1727 if (*baud != baud_raw)
1728 pr_info("Console IMX rounded baud rate from %d to %d\n",
1729 baud_raw, *baud);
1730 }
1731}
1732
1733static int __init
1734imx_console_setup(struct console *co, char *options)
1735{
1736 struct imx_port *sport;
1737 int baud = 9600;
1738 int bits = 8;
1739 int parity = 'n';
1740 int flow = 'n';
1741 int retval;
1742
1743 /*
1744 * Check whether an invalid uart number has been specified, and
1745 * if so, search for the first available port that does have
1746 * console support.
1747 */
1748 if (co->index == -1 || co->index >= ARRAY_SIZE(imx_ports))
1749 co->index = 0;
1750 sport = imx_ports[co->index];
1751 if (sport == NULL)
1752 return -ENODEV;
1753
1754 /* For setting the registers, we only need to enable the ipg clock. */
1755 retval = clk_prepare_enable(sport->clk_ipg);
1756 if (retval)
1757 goto error_console;
1758
1759 if (options)
1760 uart_parse_options(options, &baud, &parity, &bits, &flow);
1761 else
1762 imx_console_get_options(sport, &baud, &parity, &bits);
1763
1764 imx_setup_ufcr(sport, 0);
1765
1766 retval = uart_set_options(&sport->port, co, baud, parity, bits, flow);
1767
1768 clk_disable(sport->clk_ipg);
1769 if (retval) {
1770 clk_unprepare(sport->clk_ipg);
1771 goto error_console;
1772 }
1773
1774 retval = clk_prepare(sport->clk_per);
1775 if (retval)
1776 clk_disable_unprepare(sport->clk_ipg);
1777
1778error_console:
1779 return retval;
1780}
1781
1782static struct uart_driver imx_reg;
1783static struct console imx_console = {
1784 .name = DEV_NAME,
1785 .write = imx_console_write,
1786 .device = uart_console_device,
1787 .setup = imx_console_setup,
1788 .flags = CON_PRINTBUFFER,
1789 .index = -1,
1790 .data = &imx_reg,
1791};
1792
1793#define IMX_CONSOLE &imx_console
1794#else
1795#define IMX_CONSOLE NULL
1796#endif
1797
1798static struct uart_driver imx_reg = {
1799 .owner = THIS_MODULE,
1800 .driver_name = DRIVER_NAME,
1801 .dev_name = DEV_NAME,
1802 .major = SERIAL_IMX_MAJOR,
1803 .minor = MINOR_START,
1804 .nr = ARRAY_SIZE(imx_ports),
1805 .cons = IMX_CONSOLE,
1806};
1807
1808static int serial_imx_suspend(struct platform_device *dev, pm_message_t state)
1809{
1810 struct imx_port *sport = platform_get_drvdata(dev);
1811 unsigned int val;
1812
1813 /* enable wakeup from i.MX UART */
1814 val = readl(sport->port.membase + UCR3);
1815 val |= UCR3_AWAKEN;
1816 writel(val, sport->port.membase + UCR3);
1817
1818 uart_suspend_port(&imx_reg, &sport->port);
1819
1820 return 0;
1821}
1822
1823static int serial_imx_resume(struct platform_device *dev)
1824{
1825 struct imx_port *sport = platform_get_drvdata(dev);
1826 unsigned int val;
1827
1828 /* disable wakeup from i.MX UART */
1829 val = readl(sport->port.membase + UCR3);
1830 val &= ~UCR3_AWAKEN;
1831 writel(val, sport->port.membase + UCR3);
1832
1833 uart_resume_port(&imx_reg, &sport->port);
1834
1835 return 0;
1836}
1837
1838#ifdef CONFIG_OF
1839/*
1840 * This function returns 1 iff pdev isn't a device instatiated by dt, 0 iff it
1841 * could successfully get all information from dt or a negative errno.
1842 */
1843static int serial_imx_probe_dt(struct imx_port *sport,
1844 struct platform_device *pdev)
1845{
1846 struct device_node *np = pdev->dev.of_node;
1847 const struct of_device_id *of_id =
1848 of_match_device(imx_uart_dt_ids, &pdev->dev);
1849 int ret;
1850
1851 if (!np)
1852 /* no device tree device */
1853 return 1;
1854
1855 ret = of_alias_get_id(np, "serial");
1856 if (ret < 0) {
1857 dev_err(&pdev->dev, "failed to get alias id, errno %d\n", ret);
1858 return ret;
1859 }
1860 sport->port.line = ret;
1861
1862 if (of_get_property(np, "fsl,uart-has-rtscts", NULL))
1863 sport->have_rtscts = 1;
1864
1865 if (of_get_property(np, "fsl,irda-mode", NULL))
1866 sport->use_irda = 1;
1867
1868 if (of_get_property(np, "fsl,dte-mode", NULL))
1869 sport->dte_mode = 1;
1870
1871 sport->devdata = of_id->data;
1872
1873 return 0;
1874}
1875#else
1876static inline int serial_imx_probe_dt(struct imx_port *sport,
1877 struct platform_device *pdev)
1878{
1879 return 1;
1880}
1881#endif
1882
1883static void serial_imx_probe_pdata(struct imx_port *sport,
1884 struct platform_device *pdev)
1885{
1886 struct imxuart_platform_data *pdata = dev_get_platdata(&pdev->dev);
1887
1888 sport->port.line = pdev->id;
1889 sport->devdata = (struct imx_uart_data *) pdev->id_entry->driver_data;
1890
1891 if (!pdata)
1892 return;
1893
1894 if (pdata->flags & IMXUART_HAVE_RTSCTS)
1895 sport->have_rtscts = 1;
1896
1897 if (pdata->flags & IMXUART_IRDA)
1898 sport->use_irda = 1;
1899}
1900
1901static int serial_imx_probe(struct platform_device *pdev)
1902{
1903 struct imx_port *sport;
1904 void __iomem *base;
1905 int ret = 0;
1906 struct resource *res;
1907
1908 sport = devm_kzalloc(&pdev->dev, sizeof(*sport), GFP_KERNEL);
1909 if (!sport)
1910 return -ENOMEM;
1911
1912 ret = serial_imx_probe_dt(sport, pdev);
1913 if (ret > 0)
1914 serial_imx_probe_pdata(sport, pdev);
1915 else if (ret < 0)
1916 return ret;
1917
1918 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1919 base = devm_ioremap_resource(&pdev->dev, res);
1920 if (IS_ERR(base))
1921 return PTR_ERR(base);
1922
1923 sport->port.dev = &pdev->dev;
1924 sport->port.mapbase = res->start;
1925 sport->port.membase = base;
1926 sport->port.type = PORT_IMX,
1927 sport->port.iotype = UPIO_MEM;
1928 sport->port.irq = platform_get_irq(pdev, 0);
1929 sport->rxirq = platform_get_irq(pdev, 0);
1930 sport->txirq = platform_get_irq(pdev, 1);
1931 sport->rtsirq = platform_get_irq(pdev, 2);
1932 sport->port.fifosize = 32;
1933 sport->port.ops = &imx_pops;
1934 sport->port.flags = UPF_BOOT_AUTOCONF;
1935 init_timer(&sport->timer);
1936 sport->timer.function = imx_timeout;
1937 sport->timer.data = (unsigned long)sport;
1938
1939 sport->clk_ipg = devm_clk_get(&pdev->dev, "ipg");
1940 if (IS_ERR(sport->clk_ipg)) {
1941 ret = PTR_ERR(sport->clk_ipg);
1942 dev_err(&pdev->dev, "failed to get ipg clk: %d\n", ret);
1943 return ret;
1944 }
1945
1946 sport->clk_per = devm_clk_get(&pdev->dev, "per");
1947 if (IS_ERR(sport->clk_per)) {
1948 ret = PTR_ERR(sport->clk_per);
1949 dev_err(&pdev->dev, "failed to get per clk: %d\n", ret);
1950 return ret;
1951 }
1952
1953 sport->port.uartclk = clk_get_rate(sport->clk_per);
1954
1955 imx_ports[sport->port.line] = sport;
1956
1957 platform_set_drvdata(pdev, sport);
1958
1959 return uart_add_one_port(&imx_reg, &sport->port);
1960}
1961
1962static int serial_imx_remove(struct platform_device *pdev)
1963{
1964 struct imx_port *sport = platform_get_drvdata(pdev);
1965
1966 return uart_remove_one_port(&imx_reg, &sport->port);
1967}
1968
1969static struct platform_driver serial_imx_driver = {
1970 .probe = serial_imx_probe,
1971 .remove = serial_imx_remove,
1972
1973 .suspend = serial_imx_suspend,
1974 .resume = serial_imx_resume,
1975 .id_table = imx_uart_devtype,
1976 .driver = {
1977 .name = "imx-uart",
1978 .owner = THIS_MODULE,
1979 .of_match_table = imx_uart_dt_ids,
1980 },
1981};
1982
1983static int __init imx_serial_init(void)
1984{
1985 int ret;
1986
1987 pr_info("Serial: IMX driver\n");
1988
1989 ret = uart_register_driver(&imx_reg);
1990 if (ret)
1991 return ret;
1992
1993 ret = platform_driver_register(&serial_imx_driver);
1994 if (ret != 0)
1995 uart_unregister_driver(&imx_reg);
1996
1997 return ret;
1998}
1999
2000static void __exit imx_serial_exit(void)
2001{
2002 platform_driver_unregister(&serial_imx_driver);
2003 uart_unregister_driver(&imx_reg);
2004}
2005
2006module_init(imx_serial_init);
2007module_exit(imx_serial_exit);
2008
2009MODULE_AUTHOR("Sascha Hauer");
2010MODULE_DESCRIPTION("IMX generic serial port driver");
2011MODULE_LICENSE("GPL");
2012MODULE_ALIAS("platform:imx-uart");