Loading...
1/*
2 * HDMI driver for OMAP5
3 *
4 * Copyright (C) 2014 Texas Instruments Incorporated
5 *
6 * Authors:
7 * Yong Zhi
8 * Mythri pk
9 * Archit Taneja <archit@ti.com>
10 * Tomi Valkeinen <tomi.valkeinen@ti.com>
11 *
12 * This program is free software; you can redistribute it and/or modify it
13 * under the terms of the GNU General Public License version 2 as published by
14 * the Free Software Foundation.
15 *
16 * This program is distributed in the hope that it will be useful, but WITHOUT
17 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
18 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
19 * more details.
20 *
21 * You should have received a copy of the GNU General Public License along with
22 * this program. If not, see <http://www.gnu.org/licenses/>.
23 */
24
25#define DSS_SUBSYS_NAME "HDMI"
26
27#include <linux/kernel.h>
28#include <linux/module.h>
29#include <linux/err.h>
30#include <linux/io.h>
31#include <linux/interrupt.h>
32#include <linux/mutex.h>
33#include <linux/delay.h>
34#include <linux/string.h>
35#include <linux/platform_device.h>
36#include <linux/pm_runtime.h>
37#include <linux/clk.h>
38#include <linux/gpio.h>
39#include <linux/regulator/consumer.h>
40#include <linux/component.h>
41#include <video/omapdss.h>
42#include <sound/omap-hdmi-audio.h>
43
44#include "hdmi5_core.h"
45#include "dss.h"
46#include "dss_features.h"
47
48static struct omap_hdmi hdmi;
49
50static int hdmi_runtime_get(void)
51{
52 int r;
53
54 DSSDBG("hdmi_runtime_get\n");
55
56 r = pm_runtime_get_sync(&hdmi.pdev->dev);
57 WARN_ON(r < 0);
58 if (r < 0)
59 return r;
60
61 return 0;
62}
63
64static void hdmi_runtime_put(void)
65{
66 int r;
67
68 DSSDBG("hdmi_runtime_put\n");
69
70 r = pm_runtime_put_sync(&hdmi.pdev->dev);
71 WARN_ON(r < 0 && r != -ENOSYS);
72}
73
74static irqreturn_t hdmi_irq_handler(int irq, void *data)
75{
76 struct hdmi_wp_data *wp = data;
77 u32 irqstatus;
78
79 irqstatus = hdmi_wp_get_irqstatus(wp);
80 hdmi_wp_set_irqstatus(wp, irqstatus);
81
82 if ((irqstatus & HDMI_IRQ_LINK_CONNECT) &&
83 irqstatus & HDMI_IRQ_LINK_DISCONNECT) {
84 u32 v;
85 /*
86 * If we get both connect and disconnect interrupts at the same
87 * time, turn off the PHY, clear interrupts, and restart, which
88 * raises connect interrupt if a cable is connected, or nothing
89 * if cable is not connected.
90 */
91
92 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_OFF);
93
94 /*
95 * We always get bogus CONNECT & DISCONNECT interrupts when
96 * setting the PHY to LDOON. To ignore those, we force the RXDET
97 * line to 0 until the PHY power state has been changed.
98 */
99 v = hdmi_read_reg(hdmi.phy.base, HDMI_TXPHY_PAD_CFG_CTRL);
100 v = FLD_MOD(v, 1, 15, 15); /* FORCE_RXDET_HIGH */
101 v = FLD_MOD(v, 0, 14, 7); /* RXDET_LINE */
102 hdmi_write_reg(hdmi.phy.base, HDMI_TXPHY_PAD_CFG_CTRL, v);
103
104 hdmi_wp_set_irqstatus(wp, HDMI_IRQ_LINK_CONNECT |
105 HDMI_IRQ_LINK_DISCONNECT);
106
107 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_LDOON);
108
109 REG_FLD_MOD(hdmi.phy.base, HDMI_TXPHY_PAD_CFG_CTRL, 0, 15, 15);
110
111 } else if (irqstatus & HDMI_IRQ_LINK_CONNECT) {
112 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_TXON);
113 } else if (irqstatus & HDMI_IRQ_LINK_DISCONNECT) {
114 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_LDOON);
115 }
116
117 return IRQ_HANDLED;
118}
119
120static int hdmi_init_regulator(void)
121{
122 int r;
123 struct regulator *reg;
124
125 if (hdmi.vdda_reg != NULL)
126 return 0;
127
128 reg = devm_regulator_get(&hdmi.pdev->dev, "vdda");
129 if (IS_ERR(reg)) {
130 DSSERR("can't get VDDA regulator\n");
131 return PTR_ERR(reg);
132 }
133
134 if (regulator_can_change_voltage(reg)) {
135 r = regulator_set_voltage(reg, 1800000, 1800000);
136 if (r) {
137 devm_regulator_put(reg);
138 DSSWARN("can't set the regulator voltage\n");
139 return r;
140 }
141 }
142
143 hdmi.vdda_reg = reg;
144
145 return 0;
146}
147
148static int hdmi_power_on_core(struct omap_dss_device *dssdev)
149{
150 int r;
151
152 r = regulator_enable(hdmi.vdda_reg);
153 if (r)
154 return r;
155
156 r = hdmi_runtime_get();
157 if (r)
158 goto err_runtime_get;
159
160 /* Make selection of HDMI in DSS */
161 dss_select_hdmi_venc_clk_source(DSS_HDMI_M_PCLK);
162
163 hdmi.core_enabled = true;
164
165 return 0;
166
167err_runtime_get:
168 regulator_disable(hdmi.vdda_reg);
169
170 return r;
171}
172
173static void hdmi_power_off_core(struct omap_dss_device *dssdev)
174{
175 hdmi.core_enabled = false;
176
177 hdmi_runtime_put();
178 regulator_disable(hdmi.vdda_reg);
179}
180
181static int hdmi_power_on_full(struct omap_dss_device *dssdev)
182{
183 int r;
184 struct omap_video_timings *p;
185 enum omap_channel channel = dssdev->dispc_channel;
186 struct dss_pll_clock_info hdmi_cinfo = { 0 };
187 unsigned pc;
188
189 r = hdmi_power_on_core(dssdev);
190 if (r)
191 return r;
192
193 p = &hdmi.cfg.timings;
194
195 DSSDBG("hdmi_power_on x_res= %d y_res = %d\n", p->x_res, p->y_res);
196
197 pc = p->pixelclock;
198 if (p->double_pixel)
199 pc *= 2;
200
201 hdmi_pll_compute(&hdmi.pll, pc, &hdmi_cinfo);
202
203 /* disable and clear irqs */
204 hdmi_wp_clear_irqenable(&hdmi.wp, 0xffffffff);
205 hdmi_wp_set_irqstatus(&hdmi.wp,
206 hdmi_wp_get_irqstatus(&hdmi.wp));
207
208 r = dss_pll_enable(&hdmi.pll.pll);
209 if (r) {
210 DSSERR("Failed to enable PLL\n");
211 goto err_pll_enable;
212 }
213
214 r = dss_pll_set_config(&hdmi.pll.pll, &hdmi_cinfo);
215 if (r) {
216 DSSERR("Failed to configure PLL\n");
217 goto err_pll_cfg;
218 }
219
220 r = hdmi_phy_configure(&hdmi.phy, hdmi_cinfo.clkdco,
221 hdmi_cinfo.clkout[0]);
222 if (r) {
223 DSSDBG("Failed to start PHY\n");
224 goto err_phy_cfg;
225 }
226
227 r = hdmi_wp_set_phy_pwr(&hdmi.wp, HDMI_PHYPWRCMD_LDOON);
228 if (r)
229 goto err_phy_pwr;
230
231 hdmi5_configure(&hdmi.core, &hdmi.wp, &hdmi.cfg);
232
233 /* bypass TV gamma table */
234 dispc_enable_gamma_table(0);
235
236 /* tv size */
237 dss_mgr_set_timings(channel, p);
238
239 r = dss_mgr_enable(channel);
240 if (r)
241 goto err_mgr_enable;
242
243 r = hdmi_wp_video_start(&hdmi.wp);
244 if (r)
245 goto err_vid_enable;
246
247 hdmi_wp_set_irqenable(&hdmi.wp,
248 HDMI_IRQ_LINK_CONNECT | HDMI_IRQ_LINK_DISCONNECT);
249
250 return 0;
251
252err_vid_enable:
253 dss_mgr_disable(channel);
254err_mgr_enable:
255 hdmi_wp_set_phy_pwr(&hdmi.wp, HDMI_PHYPWRCMD_OFF);
256err_phy_pwr:
257err_phy_cfg:
258err_pll_cfg:
259 dss_pll_disable(&hdmi.pll.pll);
260err_pll_enable:
261 hdmi_power_off_core(dssdev);
262 return -EIO;
263}
264
265static void hdmi_power_off_full(struct omap_dss_device *dssdev)
266{
267 enum omap_channel channel = dssdev->dispc_channel;
268
269 hdmi_wp_clear_irqenable(&hdmi.wp, 0xffffffff);
270
271 hdmi_wp_video_stop(&hdmi.wp);
272
273 dss_mgr_disable(channel);
274
275 hdmi_wp_set_phy_pwr(&hdmi.wp, HDMI_PHYPWRCMD_OFF);
276
277 dss_pll_disable(&hdmi.pll.pll);
278
279 hdmi_power_off_core(dssdev);
280}
281
282static int hdmi_display_check_timing(struct omap_dss_device *dssdev,
283 struct omap_video_timings *timings)
284{
285 if (!dispc_mgr_timings_ok(dssdev->dispc_channel, timings))
286 return -EINVAL;
287
288 return 0;
289}
290
291static void hdmi_display_set_timing(struct omap_dss_device *dssdev,
292 struct omap_video_timings *timings)
293{
294 mutex_lock(&hdmi.lock);
295
296 hdmi.cfg.timings = *timings;
297
298 dispc_set_tv_pclk(timings->pixelclock);
299
300 mutex_unlock(&hdmi.lock);
301}
302
303static void hdmi_display_get_timings(struct omap_dss_device *dssdev,
304 struct omap_video_timings *timings)
305{
306 *timings = hdmi.cfg.timings;
307}
308
309static void hdmi_dump_regs(struct seq_file *s)
310{
311 mutex_lock(&hdmi.lock);
312
313 if (hdmi_runtime_get()) {
314 mutex_unlock(&hdmi.lock);
315 return;
316 }
317
318 hdmi_wp_dump(&hdmi.wp, s);
319 hdmi_pll_dump(&hdmi.pll, s);
320 hdmi_phy_dump(&hdmi.phy, s);
321 hdmi5_core_dump(&hdmi.core, s);
322
323 hdmi_runtime_put();
324 mutex_unlock(&hdmi.lock);
325}
326
327static int read_edid(u8 *buf, int len)
328{
329 int r;
330 int idlemode;
331
332 mutex_lock(&hdmi.lock);
333
334 r = hdmi_runtime_get();
335 BUG_ON(r);
336
337 idlemode = REG_GET(hdmi.wp.base, HDMI_WP_SYSCONFIG, 3, 2);
338 /* No-idle mode */
339 REG_FLD_MOD(hdmi.wp.base, HDMI_WP_SYSCONFIG, 1, 3, 2);
340
341 r = hdmi5_read_edid(&hdmi.core, buf, len);
342
343 REG_FLD_MOD(hdmi.wp.base, HDMI_WP_SYSCONFIG, idlemode, 3, 2);
344
345 hdmi_runtime_put();
346 mutex_unlock(&hdmi.lock);
347
348 return r;
349}
350
351static void hdmi_start_audio_stream(struct omap_hdmi *hd)
352{
353 REG_FLD_MOD(hdmi.wp.base, HDMI_WP_SYSCONFIG, 1, 3, 2);
354 hdmi_wp_audio_enable(&hd->wp, true);
355 hdmi_wp_audio_core_req_enable(&hd->wp, true);
356}
357
358static void hdmi_stop_audio_stream(struct omap_hdmi *hd)
359{
360 hdmi_wp_audio_core_req_enable(&hd->wp, false);
361 hdmi_wp_audio_enable(&hd->wp, false);
362 REG_FLD_MOD(hd->wp.base, HDMI_WP_SYSCONFIG, hd->wp_idlemode, 3, 2);
363}
364
365static int hdmi_display_enable(struct omap_dss_device *dssdev)
366{
367 struct omap_dss_device *out = &hdmi.output;
368 unsigned long flags;
369 int r = 0;
370
371 DSSDBG("ENTER hdmi_display_enable\n");
372
373 mutex_lock(&hdmi.lock);
374
375 if (!out->dispc_channel_connected) {
376 DSSERR("failed to enable display: no output/manager\n");
377 r = -ENODEV;
378 goto err0;
379 }
380
381 r = hdmi_power_on_full(dssdev);
382 if (r) {
383 DSSERR("failed to power on device\n");
384 goto err0;
385 }
386
387 if (hdmi.audio_configured) {
388 r = hdmi5_audio_config(&hdmi.core, &hdmi.wp, &hdmi.audio_config,
389 hdmi.cfg.timings.pixelclock);
390 if (r) {
391 DSSERR("Error restoring audio configuration: %d", r);
392 hdmi.audio_abort_cb(&hdmi.pdev->dev);
393 hdmi.audio_configured = false;
394 }
395 }
396
397 spin_lock_irqsave(&hdmi.audio_playing_lock, flags);
398 if (hdmi.audio_configured && hdmi.audio_playing)
399 hdmi_start_audio_stream(&hdmi);
400 hdmi.display_enabled = true;
401 spin_unlock_irqrestore(&hdmi.audio_playing_lock, flags);
402
403 mutex_unlock(&hdmi.lock);
404 return 0;
405
406err0:
407 mutex_unlock(&hdmi.lock);
408 return r;
409}
410
411static void hdmi_display_disable(struct omap_dss_device *dssdev)
412{
413 unsigned long flags;
414
415 DSSDBG("Enter hdmi_display_disable\n");
416
417 mutex_lock(&hdmi.lock);
418
419 spin_lock_irqsave(&hdmi.audio_playing_lock, flags);
420 hdmi_stop_audio_stream(&hdmi);
421 hdmi.display_enabled = false;
422 spin_unlock_irqrestore(&hdmi.audio_playing_lock, flags);
423
424 hdmi_power_off_full(dssdev);
425
426 mutex_unlock(&hdmi.lock);
427}
428
429static int hdmi_core_enable(struct omap_dss_device *dssdev)
430{
431 int r = 0;
432
433 DSSDBG("ENTER omapdss_hdmi_core_enable\n");
434
435 mutex_lock(&hdmi.lock);
436
437 r = hdmi_power_on_core(dssdev);
438 if (r) {
439 DSSERR("failed to power on device\n");
440 goto err0;
441 }
442
443 mutex_unlock(&hdmi.lock);
444 return 0;
445
446err0:
447 mutex_unlock(&hdmi.lock);
448 return r;
449}
450
451static void hdmi_core_disable(struct omap_dss_device *dssdev)
452{
453 DSSDBG("Enter omapdss_hdmi_core_disable\n");
454
455 mutex_lock(&hdmi.lock);
456
457 hdmi_power_off_core(dssdev);
458
459 mutex_unlock(&hdmi.lock);
460}
461
462static int hdmi_connect(struct omap_dss_device *dssdev,
463 struct omap_dss_device *dst)
464{
465 enum omap_channel channel = dssdev->dispc_channel;
466 int r;
467
468 r = hdmi_init_regulator();
469 if (r)
470 return r;
471
472 r = dss_mgr_connect(channel, dssdev);
473 if (r)
474 return r;
475
476 r = omapdss_output_set_device(dssdev, dst);
477 if (r) {
478 DSSERR("failed to connect output to new device: %s\n",
479 dst->name);
480 dss_mgr_disconnect(channel, dssdev);
481 return r;
482 }
483
484 return 0;
485}
486
487static void hdmi_disconnect(struct omap_dss_device *dssdev,
488 struct omap_dss_device *dst)
489{
490 enum omap_channel channel = dssdev->dispc_channel;
491
492 WARN_ON(dst != dssdev->dst);
493
494 if (dst != dssdev->dst)
495 return;
496
497 omapdss_output_unset_device(dssdev);
498
499 dss_mgr_disconnect(channel, dssdev);
500}
501
502static int hdmi_read_edid(struct omap_dss_device *dssdev,
503 u8 *edid, int len)
504{
505 bool need_enable;
506 int r;
507
508 need_enable = hdmi.core_enabled == false;
509
510 if (need_enable) {
511 r = hdmi_core_enable(dssdev);
512 if (r)
513 return r;
514 }
515
516 r = read_edid(edid, len);
517
518 if (need_enable)
519 hdmi_core_disable(dssdev);
520
521 return r;
522}
523
524static int hdmi_set_infoframe(struct omap_dss_device *dssdev,
525 const struct hdmi_avi_infoframe *avi)
526{
527 hdmi.cfg.infoframe = *avi;
528 return 0;
529}
530
531static int hdmi_set_hdmi_mode(struct omap_dss_device *dssdev,
532 bool hdmi_mode)
533{
534 hdmi.cfg.hdmi_dvi_mode = hdmi_mode ? HDMI_HDMI : HDMI_DVI;
535 return 0;
536}
537
538static const struct omapdss_hdmi_ops hdmi_ops = {
539 .connect = hdmi_connect,
540 .disconnect = hdmi_disconnect,
541
542 .enable = hdmi_display_enable,
543 .disable = hdmi_display_disable,
544
545 .check_timings = hdmi_display_check_timing,
546 .set_timings = hdmi_display_set_timing,
547 .get_timings = hdmi_display_get_timings,
548
549 .read_edid = hdmi_read_edid,
550 .set_infoframe = hdmi_set_infoframe,
551 .set_hdmi_mode = hdmi_set_hdmi_mode,
552};
553
554static void hdmi_init_output(struct platform_device *pdev)
555{
556 struct omap_dss_device *out = &hdmi.output;
557
558 out->dev = &pdev->dev;
559 out->id = OMAP_DSS_OUTPUT_HDMI;
560 out->output_type = OMAP_DISPLAY_TYPE_HDMI;
561 out->name = "hdmi.0";
562 out->dispc_channel = OMAP_DSS_CHANNEL_DIGIT;
563 out->ops.hdmi = &hdmi_ops;
564 out->owner = THIS_MODULE;
565
566 omapdss_register_output(out);
567}
568
569static void hdmi_uninit_output(struct platform_device *pdev)
570{
571 struct omap_dss_device *out = &hdmi.output;
572
573 omapdss_unregister_output(out);
574}
575
576static int hdmi_probe_of(struct platform_device *pdev)
577{
578 struct device_node *node = pdev->dev.of_node;
579 struct device_node *ep;
580 int r;
581
582 ep = omapdss_of_get_first_endpoint(node);
583 if (!ep)
584 return 0;
585
586 r = hdmi_parse_lanes_of(pdev, ep, &hdmi.phy);
587 if (r)
588 goto err;
589
590 of_node_put(ep);
591 return 0;
592
593err:
594 of_node_put(ep);
595 return r;
596}
597
598/* Audio callbacks */
599static int hdmi_audio_startup(struct device *dev,
600 void (*abort_cb)(struct device *dev))
601{
602 struct omap_hdmi *hd = dev_get_drvdata(dev);
603 int ret = 0;
604
605 mutex_lock(&hd->lock);
606
607 if (!hdmi_mode_has_audio(&hd->cfg) || !hd->display_enabled) {
608 ret = -EPERM;
609 goto out;
610 }
611
612 hd->audio_abort_cb = abort_cb;
613
614out:
615 mutex_unlock(&hd->lock);
616
617 return ret;
618}
619
620static int hdmi_audio_shutdown(struct device *dev)
621{
622 struct omap_hdmi *hd = dev_get_drvdata(dev);
623
624 mutex_lock(&hd->lock);
625 hd->audio_abort_cb = NULL;
626 hd->audio_configured = false;
627 hd->audio_playing = false;
628 mutex_unlock(&hd->lock);
629
630 return 0;
631}
632
633static int hdmi_audio_start(struct device *dev)
634{
635 struct omap_hdmi *hd = dev_get_drvdata(dev);
636 unsigned long flags;
637
638 WARN_ON(!hdmi_mode_has_audio(&hd->cfg));
639
640 spin_lock_irqsave(&hd->audio_playing_lock, flags);
641
642 if (hd->display_enabled)
643 hdmi_start_audio_stream(hd);
644 hd->audio_playing = true;
645
646 spin_unlock_irqrestore(&hd->audio_playing_lock, flags);
647 return 0;
648}
649
650static void hdmi_audio_stop(struct device *dev)
651{
652 struct omap_hdmi *hd = dev_get_drvdata(dev);
653 unsigned long flags;
654
655 WARN_ON(!hdmi_mode_has_audio(&hd->cfg));
656
657 spin_lock_irqsave(&hd->audio_playing_lock, flags);
658
659 if (hd->display_enabled)
660 hdmi_stop_audio_stream(hd);
661 hd->audio_playing = false;
662
663 spin_unlock_irqrestore(&hd->audio_playing_lock, flags);
664}
665
666static int hdmi_audio_config(struct device *dev,
667 struct omap_dss_audio *dss_audio)
668{
669 struct omap_hdmi *hd = dev_get_drvdata(dev);
670 int ret;
671
672 mutex_lock(&hd->lock);
673
674 if (!hdmi_mode_has_audio(&hd->cfg) || !hd->display_enabled) {
675 ret = -EPERM;
676 goto out;
677 }
678
679 ret = hdmi5_audio_config(&hd->core, &hd->wp, dss_audio,
680 hd->cfg.timings.pixelclock);
681
682 if (!ret) {
683 hd->audio_configured = true;
684 hd->audio_config = *dss_audio;
685 }
686out:
687 mutex_unlock(&hd->lock);
688
689 return ret;
690}
691
692static const struct omap_hdmi_audio_ops hdmi_audio_ops = {
693 .audio_startup = hdmi_audio_startup,
694 .audio_shutdown = hdmi_audio_shutdown,
695 .audio_start = hdmi_audio_start,
696 .audio_stop = hdmi_audio_stop,
697 .audio_config = hdmi_audio_config,
698};
699
700static int hdmi_audio_register(struct device *dev)
701{
702 struct omap_hdmi_audio_pdata pdata = {
703 .dev = dev,
704 .dss_version = omapdss_get_version(),
705 .audio_dma_addr = hdmi_wp_get_audio_dma_addr(&hdmi.wp),
706 .ops = &hdmi_audio_ops,
707 };
708
709 hdmi.audio_pdev = platform_device_register_data(
710 dev, "omap-hdmi-audio", PLATFORM_DEVID_AUTO,
711 &pdata, sizeof(pdata));
712
713 if (IS_ERR(hdmi.audio_pdev))
714 return PTR_ERR(hdmi.audio_pdev);
715
716 hdmi_runtime_get();
717 hdmi.wp_idlemode =
718 REG_GET(hdmi.wp.base, HDMI_WP_SYSCONFIG, 3, 2);
719 hdmi_runtime_put();
720
721 return 0;
722}
723
724/* HDMI HW IP initialisation */
725static int hdmi5_bind(struct device *dev, struct device *master, void *data)
726{
727 struct platform_device *pdev = to_platform_device(dev);
728 int r;
729 int irq;
730
731 hdmi.pdev = pdev;
732 dev_set_drvdata(&pdev->dev, &hdmi);
733
734 mutex_init(&hdmi.lock);
735 spin_lock_init(&hdmi.audio_playing_lock);
736
737 if (pdev->dev.of_node) {
738 r = hdmi_probe_of(pdev);
739 if (r)
740 return r;
741 }
742
743 r = hdmi_wp_init(pdev, &hdmi.wp);
744 if (r)
745 return r;
746
747 r = hdmi_pll_init(pdev, &hdmi.pll, &hdmi.wp);
748 if (r)
749 return r;
750
751 r = hdmi_phy_init(pdev, &hdmi.phy);
752 if (r)
753 goto err;
754
755 r = hdmi5_core_init(pdev, &hdmi.core);
756 if (r)
757 goto err;
758
759 irq = platform_get_irq(pdev, 0);
760 if (irq < 0) {
761 DSSERR("platform_get_irq failed\n");
762 r = -ENODEV;
763 goto err;
764 }
765
766 r = devm_request_threaded_irq(&pdev->dev, irq,
767 NULL, hdmi_irq_handler,
768 IRQF_ONESHOT, "OMAP HDMI", &hdmi.wp);
769 if (r) {
770 DSSERR("HDMI IRQ request failed\n");
771 goto err;
772 }
773
774 pm_runtime_enable(&pdev->dev);
775
776 hdmi_init_output(pdev);
777
778 r = hdmi_audio_register(&pdev->dev);
779 if (r) {
780 DSSERR("Registering HDMI audio failed %d\n", r);
781 hdmi_uninit_output(pdev);
782 pm_runtime_disable(&pdev->dev);
783 return r;
784 }
785
786 dss_debugfs_create_file("hdmi", hdmi_dump_regs);
787
788 return 0;
789err:
790 hdmi_pll_uninit(&hdmi.pll);
791 return r;
792}
793
794static void hdmi5_unbind(struct device *dev, struct device *master, void *data)
795{
796 struct platform_device *pdev = to_platform_device(dev);
797
798 if (hdmi.audio_pdev)
799 platform_device_unregister(hdmi.audio_pdev);
800
801 hdmi_uninit_output(pdev);
802
803 hdmi_pll_uninit(&hdmi.pll);
804
805 pm_runtime_disable(&pdev->dev);
806}
807
808static const struct component_ops hdmi5_component_ops = {
809 .bind = hdmi5_bind,
810 .unbind = hdmi5_unbind,
811};
812
813static int hdmi5_probe(struct platform_device *pdev)
814{
815 return component_add(&pdev->dev, &hdmi5_component_ops);
816}
817
818static int hdmi5_remove(struct platform_device *pdev)
819{
820 component_del(&pdev->dev, &hdmi5_component_ops);
821 return 0;
822}
823
824static int hdmi_runtime_suspend(struct device *dev)
825{
826 dispc_runtime_put();
827
828 return 0;
829}
830
831static int hdmi_runtime_resume(struct device *dev)
832{
833 int r;
834
835 r = dispc_runtime_get();
836 if (r < 0)
837 return r;
838
839 return 0;
840}
841
842static const struct dev_pm_ops hdmi_pm_ops = {
843 .runtime_suspend = hdmi_runtime_suspend,
844 .runtime_resume = hdmi_runtime_resume,
845};
846
847static const struct of_device_id hdmi_of_match[] = {
848 { .compatible = "ti,omap5-hdmi", },
849 { .compatible = "ti,dra7-hdmi", },
850 {},
851};
852
853static struct platform_driver omapdss_hdmihw_driver = {
854 .probe = hdmi5_probe,
855 .remove = hdmi5_remove,
856 .driver = {
857 .name = "omapdss_hdmi5",
858 .pm = &hdmi_pm_ops,
859 .of_match_table = hdmi_of_match,
860 .suppress_bind_attrs = true,
861 },
862};
863
864int __init hdmi5_init_platform_driver(void)
865{
866 return platform_driver_register(&omapdss_hdmihw_driver);
867}
868
869void hdmi5_uninit_platform_driver(void)
870{
871 platform_driver_unregister(&omapdss_hdmihw_driver);
872}
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * HDMI driver for OMAP5
4 *
5 * Copyright (C) 2014 Texas Instruments Incorporated - https://www.ti.com/
6 *
7 * Authors:
8 * Yong Zhi
9 * Mythri pk
10 * Archit Taneja <archit@ti.com>
11 * Tomi Valkeinen <tomi.valkeinen@ti.com>
12 */
13
14#define DSS_SUBSYS_NAME "HDMI"
15
16#include <linux/kernel.h>
17#include <linux/module.h>
18#include <linux/err.h>
19#include <linux/io.h>
20#include <linux/interrupt.h>
21#include <linux/mutex.h>
22#include <linux/delay.h>
23#include <linux/string.h>
24#include <linux/platform_device.h>
25#include <linux/pm_runtime.h>
26#include <linux/clk.h>
27#include <linux/regulator/consumer.h>
28#include <linux/component.h>
29#include <linux/of.h>
30#include <linux/of_graph.h>
31#include <sound/omap-hdmi-audio.h>
32
33#include <drm/drm_atomic.h>
34#include <drm/drm_atomic_state_helper.h>
35#include <drm/drm_edid.h>
36
37#include "omapdss.h"
38#include "hdmi5_core.h"
39#include "dss.h"
40
41static int hdmi_runtime_get(struct omap_hdmi *hdmi)
42{
43 int r;
44
45 DSSDBG("hdmi_runtime_get\n");
46
47 r = pm_runtime_get_sync(&hdmi->pdev->dev);
48 if (WARN_ON(r < 0)) {
49 pm_runtime_put_noidle(&hdmi->pdev->dev);
50 return r;
51 }
52 return 0;
53}
54
55static void hdmi_runtime_put(struct omap_hdmi *hdmi)
56{
57 int r;
58
59 DSSDBG("hdmi_runtime_put\n");
60
61 r = pm_runtime_put_sync(&hdmi->pdev->dev);
62 WARN_ON(r < 0 && r != -ENOSYS);
63}
64
65static irqreturn_t hdmi_irq_handler(int irq, void *data)
66{
67 struct omap_hdmi *hdmi = data;
68 struct hdmi_wp_data *wp = &hdmi->wp;
69 u32 irqstatus;
70
71 irqstatus = hdmi_wp_get_irqstatus(wp);
72 hdmi_wp_set_irqstatus(wp, irqstatus);
73
74 if ((irqstatus & HDMI_IRQ_LINK_CONNECT) &&
75 irqstatus & HDMI_IRQ_LINK_DISCONNECT) {
76 u32 v;
77 /*
78 * If we get both connect and disconnect interrupts at the same
79 * time, turn off the PHY, clear interrupts, and restart, which
80 * raises connect interrupt if a cable is connected, or nothing
81 * if cable is not connected.
82 */
83
84 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_OFF);
85
86 /*
87 * We always get bogus CONNECT & DISCONNECT interrupts when
88 * setting the PHY to LDOON. To ignore those, we force the RXDET
89 * line to 0 until the PHY power state has been changed.
90 */
91 v = hdmi_read_reg(hdmi->phy.base, HDMI_TXPHY_PAD_CFG_CTRL);
92 v = FLD_MOD(v, 1, 15, 15); /* FORCE_RXDET_HIGH */
93 v = FLD_MOD(v, 0, 14, 7); /* RXDET_LINE */
94 hdmi_write_reg(hdmi->phy.base, HDMI_TXPHY_PAD_CFG_CTRL, v);
95
96 hdmi_wp_set_irqstatus(wp, HDMI_IRQ_LINK_CONNECT |
97 HDMI_IRQ_LINK_DISCONNECT);
98
99 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_LDOON);
100
101 REG_FLD_MOD(hdmi->phy.base, HDMI_TXPHY_PAD_CFG_CTRL, 0, 15, 15);
102
103 } else if (irqstatus & HDMI_IRQ_LINK_CONNECT) {
104 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_TXON);
105 } else if (irqstatus & HDMI_IRQ_LINK_DISCONNECT) {
106 hdmi_wp_set_phy_pwr(wp, HDMI_PHYPWRCMD_LDOON);
107 }
108
109 return IRQ_HANDLED;
110}
111
112static int hdmi_power_on_core(struct omap_hdmi *hdmi)
113{
114 int r;
115
116 r = regulator_enable(hdmi->vdda_reg);
117 if (r)
118 return r;
119
120 r = hdmi_runtime_get(hdmi);
121 if (r)
122 goto err_runtime_get;
123
124 /* Make selection of HDMI in DSS */
125 dss_select_hdmi_venc_clk_source(hdmi->dss, DSS_HDMI_M_PCLK);
126
127 hdmi->core_enabled = true;
128
129 return 0;
130
131err_runtime_get:
132 regulator_disable(hdmi->vdda_reg);
133
134 return r;
135}
136
137static void hdmi_power_off_core(struct omap_hdmi *hdmi)
138{
139 hdmi->core_enabled = false;
140
141 hdmi_runtime_put(hdmi);
142 regulator_disable(hdmi->vdda_reg);
143}
144
145static int hdmi_power_on_full(struct omap_hdmi *hdmi)
146{
147 int r;
148 const struct videomode *vm;
149 struct dss_pll_clock_info hdmi_cinfo = { 0 };
150 unsigned int pc;
151
152 r = hdmi_power_on_core(hdmi);
153 if (r)
154 return r;
155
156 vm = &hdmi->cfg.vm;
157
158 DSSDBG("hdmi_power_on hactive= %d vactive = %d\n", vm->hactive,
159 vm->vactive);
160
161 pc = vm->pixelclock;
162 if (vm->flags & DISPLAY_FLAGS_DOUBLECLK)
163 pc *= 2;
164
165 /* DSS_HDMI_TCLK is bitclk / 10 */
166 pc *= 10;
167
168 dss_pll_calc_b(&hdmi->pll.pll, clk_get_rate(hdmi->pll.pll.clkin),
169 pc, &hdmi_cinfo);
170
171 /* disable and clear irqs */
172 hdmi_wp_clear_irqenable(&hdmi->wp, 0xffffffff);
173 hdmi_wp_set_irqstatus(&hdmi->wp,
174 hdmi_wp_get_irqstatus(&hdmi->wp));
175
176 r = dss_pll_enable(&hdmi->pll.pll);
177 if (r) {
178 DSSERR("Failed to enable PLL\n");
179 goto err_pll_enable;
180 }
181
182 r = dss_pll_set_config(&hdmi->pll.pll, &hdmi_cinfo);
183 if (r) {
184 DSSERR("Failed to configure PLL\n");
185 goto err_pll_cfg;
186 }
187
188 r = hdmi_phy_configure(&hdmi->phy, hdmi_cinfo.clkdco,
189 hdmi_cinfo.clkout[0]);
190 if (r) {
191 DSSDBG("Failed to start PHY\n");
192 goto err_phy_cfg;
193 }
194
195 r = hdmi_wp_set_phy_pwr(&hdmi->wp, HDMI_PHYPWRCMD_LDOON);
196 if (r)
197 goto err_phy_pwr;
198
199 hdmi5_configure(&hdmi->core, &hdmi->wp, &hdmi->cfg);
200
201 r = dss_mgr_enable(&hdmi->output);
202 if (r)
203 goto err_mgr_enable;
204
205 r = hdmi_wp_video_start(&hdmi->wp);
206 if (r)
207 goto err_vid_enable;
208
209 hdmi_wp_set_irqenable(&hdmi->wp,
210 HDMI_IRQ_LINK_CONNECT | HDMI_IRQ_LINK_DISCONNECT);
211
212 return 0;
213
214err_vid_enable:
215 dss_mgr_disable(&hdmi->output);
216err_mgr_enable:
217 hdmi_wp_set_phy_pwr(&hdmi->wp, HDMI_PHYPWRCMD_OFF);
218err_phy_pwr:
219err_phy_cfg:
220err_pll_cfg:
221 dss_pll_disable(&hdmi->pll.pll);
222err_pll_enable:
223 hdmi_power_off_core(hdmi);
224 return -EIO;
225}
226
227static void hdmi_power_off_full(struct omap_hdmi *hdmi)
228{
229 hdmi_wp_clear_irqenable(&hdmi->wp, 0xffffffff);
230
231 hdmi_wp_video_stop(&hdmi->wp);
232
233 dss_mgr_disable(&hdmi->output);
234
235 hdmi_wp_set_phy_pwr(&hdmi->wp, HDMI_PHYPWRCMD_OFF);
236
237 dss_pll_disable(&hdmi->pll.pll);
238
239 hdmi_power_off_core(hdmi);
240}
241
242static int hdmi_dump_regs(struct seq_file *s, void *p)
243{
244 struct omap_hdmi *hdmi = s->private;
245
246 mutex_lock(&hdmi->lock);
247
248 if (hdmi_runtime_get(hdmi)) {
249 mutex_unlock(&hdmi->lock);
250 return 0;
251 }
252
253 hdmi_wp_dump(&hdmi->wp, s);
254 hdmi_pll_dump(&hdmi->pll, s);
255 hdmi_phy_dump(&hdmi->phy, s);
256 hdmi5_core_dump(&hdmi->core, s);
257
258 hdmi_runtime_put(hdmi);
259 mutex_unlock(&hdmi->lock);
260 return 0;
261}
262
263static void hdmi_start_audio_stream(struct omap_hdmi *hd)
264{
265 REG_FLD_MOD(hd->wp.base, HDMI_WP_SYSCONFIG, 1, 3, 2);
266 hdmi_wp_audio_enable(&hd->wp, true);
267 hdmi_wp_audio_core_req_enable(&hd->wp, true);
268}
269
270static void hdmi_stop_audio_stream(struct omap_hdmi *hd)
271{
272 hdmi_wp_audio_core_req_enable(&hd->wp, false);
273 hdmi_wp_audio_enable(&hd->wp, false);
274 REG_FLD_MOD(hd->wp.base, HDMI_WP_SYSCONFIG, hd->wp_idlemode, 3, 2);
275}
276
277static int hdmi_core_enable(struct omap_hdmi *hdmi)
278{
279 int r = 0;
280
281 DSSDBG("ENTER omapdss_hdmi_core_enable\n");
282
283 mutex_lock(&hdmi->lock);
284
285 r = hdmi_power_on_core(hdmi);
286 if (r) {
287 DSSERR("failed to power on device\n");
288 goto err0;
289 }
290
291 mutex_unlock(&hdmi->lock);
292 return 0;
293
294err0:
295 mutex_unlock(&hdmi->lock);
296 return r;
297}
298
299static void hdmi_core_disable(struct omap_hdmi *hdmi)
300{
301 DSSDBG("Enter omapdss_hdmi_core_disable\n");
302
303 mutex_lock(&hdmi->lock);
304
305 hdmi_power_off_core(hdmi);
306
307 mutex_unlock(&hdmi->lock);
308}
309
310/* -----------------------------------------------------------------------------
311 * DRM Bridge Operations
312 */
313
314static int hdmi5_bridge_attach(struct drm_bridge *bridge,
315 enum drm_bridge_attach_flags flags)
316{
317 struct omap_hdmi *hdmi = drm_bridge_to_hdmi(bridge);
318
319 if (!(flags & DRM_BRIDGE_ATTACH_NO_CONNECTOR))
320 return -EINVAL;
321
322 return drm_bridge_attach(bridge->encoder, hdmi->output.next_bridge,
323 bridge, flags);
324}
325
326static void hdmi5_bridge_mode_set(struct drm_bridge *bridge,
327 const struct drm_display_mode *mode,
328 const struct drm_display_mode *adjusted_mode)
329{
330 struct omap_hdmi *hdmi = drm_bridge_to_hdmi(bridge);
331
332 mutex_lock(&hdmi->lock);
333
334 drm_display_mode_to_videomode(adjusted_mode, &hdmi->cfg.vm);
335
336 dispc_set_tv_pclk(hdmi->dss->dispc, adjusted_mode->clock * 1000);
337
338 mutex_unlock(&hdmi->lock);
339}
340
341static void hdmi5_bridge_enable(struct drm_bridge *bridge,
342 struct drm_bridge_state *bridge_state)
343{
344 struct omap_hdmi *hdmi = drm_bridge_to_hdmi(bridge);
345 struct drm_atomic_state *state = bridge_state->base.state;
346 struct drm_connector_state *conn_state;
347 struct drm_connector *connector;
348 struct drm_crtc_state *crtc_state;
349 unsigned long flags;
350 int ret;
351
352 /*
353 * None of these should fail, as the bridge can't be enabled without a
354 * valid CRTC to connector path with fully populated new states.
355 */
356 connector = drm_atomic_get_new_connector_for_encoder(state,
357 bridge->encoder);
358 if (WARN_ON(!connector))
359 return;
360 conn_state = drm_atomic_get_new_connector_state(state, connector);
361 if (WARN_ON(!conn_state))
362 return;
363 crtc_state = drm_atomic_get_new_crtc_state(state, conn_state->crtc);
364 if (WARN_ON(!crtc_state))
365 return;
366
367 hdmi->cfg.hdmi_dvi_mode = connector->display_info.is_hdmi
368 ? HDMI_HDMI : HDMI_DVI;
369
370 if (connector->display_info.is_hdmi) {
371 const struct drm_display_mode *mode;
372 struct hdmi_avi_infoframe avi;
373
374 mode = &crtc_state->adjusted_mode;
375 ret = drm_hdmi_avi_infoframe_from_display_mode(&avi, connector,
376 mode);
377 if (ret == 0)
378 hdmi->cfg.infoframe = avi;
379 }
380
381 mutex_lock(&hdmi->lock);
382
383 ret = hdmi_power_on_full(hdmi);
384 if (ret) {
385 DSSERR("failed to power on device\n");
386 goto done;
387 }
388
389 if (hdmi->audio_configured) {
390 ret = hdmi5_audio_config(&hdmi->core, &hdmi->wp,
391 &hdmi->audio_config,
392 hdmi->cfg.vm.pixelclock);
393 if (ret) {
394 DSSERR("Error restoring audio configuration: %d", ret);
395 hdmi->audio_abort_cb(&hdmi->pdev->dev);
396 hdmi->audio_configured = false;
397 }
398 }
399
400 spin_lock_irqsave(&hdmi->audio_playing_lock, flags);
401 if (hdmi->audio_configured && hdmi->audio_playing)
402 hdmi_start_audio_stream(hdmi);
403 hdmi->display_enabled = true;
404 spin_unlock_irqrestore(&hdmi->audio_playing_lock, flags);
405
406done:
407 mutex_unlock(&hdmi->lock);
408}
409
410static void hdmi5_bridge_disable(struct drm_bridge *bridge,
411 struct drm_bridge_state *bridge_state)
412{
413 struct omap_hdmi *hdmi = drm_bridge_to_hdmi(bridge);
414 unsigned long flags;
415
416 mutex_lock(&hdmi->lock);
417
418 spin_lock_irqsave(&hdmi->audio_playing_lock, flags);
419 hdmi_stop_audio_stream(hdmi);
420 hdmi->display_enabled = false;
421 spin_unlock_irqrestore(&hdmi->audio_playing_lock, flags);
422
423 hdmi_power_off_full(hdmi);
424
425 mutex_unlock(&hdmi->lock);
426}
427
428static struct edid *hdmi5_bridge_get_edid(struct drm_bridge *bridge,
429 struct drm_connector *connector)
430{
431 struct omap_hdmi *hdmi = drm_bridge_to_hdmi(bridge);
432 struct edid *edid;
433 bool need_enable;
434 int idlemode;
435 int r;
436
437 need_enable = hdmi->core_enabled == false;
438
439 if (need_enable) {
440 r = hdmi_core_enable(hdmi);
441 if (r)
442 return NULL;
443 }
444
445 mutex_lock(&hdmi->lock);
446 r = hdmi_runtime_get(hdmi);
447 BUG_ON(r);
448
449 idlemode = REG_GET(hdmi->wp.base, HDMI_WP_SYSCONFIG, 3, 2);
450 /* No-idle mode */
451 REG_FLD_MOD(hdmi->wp.base, HDMI_WP_SYSCONFIG, 1, 3, 2);
452
453 hdmi5_core_ddc_init(&hdmi->core);
454
455 edid = drm_do_get_edid(connector, hdmi5_core_ddc_read, &hdmi->core);
456
457 hdmi5_core_ddc_uninit(&hdmi->core);
458
459 REG_FLD_MOD(hdmi->wp.base, HDMI_WP_SYSCONFIG, idlemode, 3, 2);
460
461 hdmi_runtime_put(hdmi);
462 mutex_unlock(&hdmi->lock);
463
464 if (need_enable)
465 hdmi_core_disable(hdmi);
466
467 return (struct edid *)edid;
468}
469
470static const struct drm_bridge_funcs hdmi5_bridge_funcs = {
471 .attach = hdmi5_bridge_attach,
472 .mode_set = hdmi5_bridge_mode_set,
473 .atomic_duplicate_state = drm_atomic_helper_bridge_duplicate_state,
474 .atomic_destroy_state = drm_atomic_helper_bridge_destroy_state,
475 .atomic_reset = drm_atomic_helper_bridge_reset,
476 .atomic_enable = hdmi5_bridge_enable,
477 .atomic_disable = hdmi5_bridge_disable,
478 .get_edid = hdmi5_bridge_get_edid,
479};
480
481static void hdmi5_bridge_init(struct omap_hdmi *hdmi)
482{
483 hdmi->bridge.funcs = &hdmi5_bridge_funcs;
484 hdmi->bridge.of_node = hdmi->pdev->dev.of_node;
485 hdmi->bridge.ops = DRM_BRIDGE_OP_EDID;
486 hdmi->bridge.type = DRM_MODE_CONNECTOR_HDMIA;
487
488 drm_bridge_add(&hdmi->bridge);
489}
490
491static void hdmi5_bridge_cleanup(struct omap_hdmi *hdmi)
492{
493 drm_bridge_remove(&hdmi->bridge);
494}
495
496/* -----------------------------------------------------------------------------
497 * Audio Callbacks
498 */
499
500static int hdmi_audio_startup(struct device *dev,
501 void (*abort_cb)(struct device *dev))
502{
503 struct omap_hdmi *hd = dev_get_drvdata(dev);
504
505 mutex_lock(&hd->lock);
506
507 WARN_ON(hd->audio_abort_cb != NULL);
508
509 hd->audio_abort_cb = abort_cb;
510
511 mutex_unlock(&hd->lock);
512
513 return 0;
514}
515
516static int hdmi_audio_shutdown(struct device *dev)
517{
518 struct omap_hdmi *hd = dev_get_drvdata(dev);
519
520 mutex_lock(&hd->lock);
521 hd->audio_abort_cb = NULL;
522 hd->audio_configured = false;
523 hd->audio_playing = false;
524 mutex_unlock(&hd->lock);
525
526 return 0;
527}
528
529static int hdmi_audio_start(struct device *dev)
530{
531 struct omap_hdmi *hd = dev_get_drvdata(dev);
532 unsigned long flags;
533
534 spin_lock_irqsave(&hd->audio_playing_lock, flags);
535
536 if (hd->display_enabled) {
537 if (!hdmi_mode_has_audio(&hd->cfg))
538 DSSERR("%s: Video mode does not support audio\n",
539 __func__);
540 hdmi_start_audio_stream(hd);
541 }
542 hd->audio_playing = true;
543
544 spin_unlock_irqrestore(&hd->audio_playing_lock, flags);
545 return 0;
546}
547
548static void hdmi_audio_stop(struct device *dev)
549{
550 struct omap_hdmi *hd = dev_get_drvdata(dev);
551 unsigned long flags;
552
553 if (!hdmi_mode_has_audio(&hd->cfg))
554 DSSERR("%s: Video mode does not support audio\n", __func__);
555
556 spin_lock_irqsave(&hd->audio_playing_lock, flags);
557
558 if (hd->display_enabled)
559 hdmi_stop_audio_stream(hd);
560 hd->audio_playing = false;
561
562 spin_unlock_irqrestore(&hd->audio_playing_lock, flags);
563}
564
565static int hdmi_audio_config(struct device *dev,
566 struct omap_dss_audio *dss_audio)
567{
568 struct omap_hdmi *hd = dev_get_drvdata(dev);
569 int ret = 0;
570
571 mutex_lock(&hd->lock);
572
573 if (hd->display_enabled) {
574 ret = hdmi5_audio_config(&hd->core, &hd->wp, dss_audio,
575 hd->cfg.vm.pixelclock);
576 if (ret)
577 goto out;
578 }
579
580 hd->audio_configured = true;
581 hd->audio_config = *dss_audio;
582out:
583 mutex_unlock(&hd->lock);
584
585 return ret;
586}
587
588static const struct omap_hdmi_audio_ops hdmi_audio_ops = {
589 .audio_startup = hdmi_audio_startup,
590 .audio_shutdown = hdmi_audio_shutdown,
591 .audio_start = hdmi_audio_start,
592 .audio_stop = hdmi_audio_stop,
593 .audio_config = hdmi_audio_config,
594};
595
596static int hdmi_audio_register(struct omap_hdmi *hdmi)
597{
598 struct omap_hdmi_audio_pdata pdata = {
599 .dev = &hdmi->pdev->dev,
600 .version = 5,
601 .audio_dma_addr = hdmi_wp_get_audio_dma_addr(&hdmi->wp),
602 .ops = &hdmi_audio_ops,
603 };
604
605 hdmi->audio_pdev = platform_device_register_data(
606 &hdmi->pdev->dev, "omap-hdmi-audio", PLATFORM_DEVID_AUTO,
607 &pdata, sizeof(pdata));
608
609 if (IS_ERR(hdmi->audio_pdev))
610 return PTR_ERR(hdmi->audio_pdev);
611
612 hdmi_runtime_get(hdmi);
613 hdmi->wp_idlemode =
614 REG_GET(hdmi->wp.base, HDMI_WP_SYSCONFIG, 3, 2);
615 hdmi_runtime_put(hdmi);
616
617 return 0;
618}
619
620/* -----------------------------------------------------------------------------
621 * Component Bind & Unbind
622 */
623
624static int hdmi5_bind(struct device *dev, struct device *master, void *data)
625{
626 struct dss_device *dss = dss_get_device(master);
627 struct omap_hdmi *hdmi = dev_get_drvdata(dev);
628 int r;
629
630 hdmi->dss = dss;
631
632 r = hdmi_pll_init(dss, hdmi->pdev, &hdmi->pll, &hdmi->wp);
633 if (r)
634 return r;
635
636 r = hdmi_audio_register(hdmi);
637 if (r) {
638 DSSERR("Registering HDMI audio failed %d\n", r);
639 goto err_pll_uninit;
640 }
641
642 hdmi->debugfs = dss_debugfs_create_file(dss, "hdmi", hdmi_dump_regs,
643 hdmi);
644
645 return 0;
646
647err_pll_uninit:
648 hdmi_pll_uninit(&hdmi->pll);
649 return r;
650}
651
652static void hdmi5_unbind(struct device *dev, struct device *master, void *data)
653{
654 struct omap_hdmi *hdmi = dev_get_drvdata(dev);
655
656 dss_debugfs_remove_file(hdmi->debugfs);
657
658 if (hdmi->audio_pdev)
659 platform_device_unregister(hdmi->audio_pdev);
660
661 hdmi_pll_uninit(&hdmi->pll);
662}
663
664static const struct component_ops hdmi5_component_ops = {
665 .bind = hdmi5_bind,
666 .unbind = hdmi5_unbind,
667};
668
669/* -----------------------------------------------------------------------------
670 * Probe & Remove, Suspend & Resume
671 */
672
673static int hdmi5_init_output(struct omap_hdmi *hdmi)
674{
675 struct omap_dss_device *out = &hdmi->output;
676 int r;
677
678 hdmi5_bridge_init(hdmi);
679
680 out->dev = &hdmi->pdev->dev;
681 out->id = OMAP_DSS_OUTPUT_HDMI;
682 out->type = OMAP_DISPLAY_TYPE_HDMI;
683 out->name = "hdmi.0";
684 out->dispc_channel = OMAP_DSS_CHANNEL_DIGIT;
685 out->of_port = 0;
686
687 r = omapdss_device_init_output(out, &hdmi->bridge);
688 if (r < 0) {
689 hdmi5_bridge_cleanup(hdmi);
690 return r;
691 }
692
693 omapdss_device_register(out);
694
695 return 0;
696}
697
698static void hdmi5_uninit_output(struct omap_hdmi *hdmi)
699{
700 struct omap_dss_device *out = &hdmi->output;
701
702 omapdss_device_unregister(out);
703 omapdss_device_cleanup_output(out);
704
705 hdmi5_bridge_cleanup(hdmi);
706}
707
708static int hdmi5_probe_of(struct omap_hdmi *hdmi)
709{
710 struct platform_device *pdev = hdmi->pdev;
711 struct device_node *node = pdev->dev.of_node;
712 struct device_node *ep;
713 int r;
714
715 ep = of_graph_get_endpoint_by_regs(node, 0, 0);
716 if (!ep)
717 return 0;
718
719 r = hdmi_parse_lanes_of(pdev, ep, &hdmi->phy);
720 of_node_put(ep);
721 return r;
722}
723
724static int hdmi5_probe(struct platform_device *pdev)
725{
726 struct omap_hdmi *hdmi;
727 int irq;
728 int r;
729
730 hdmi = kzalloc(sizeof(*hdmi), GFP_KERNEL);
731 if (!hdmi)
732 return -ENOMEM;
733
734 hdmi->pdev = pdev;
735
736 dev_set_drvdata(&pdev->dev, hdmi);
737
738 mutex_init(&hdmi->lock);
739 spin_lock_init(&hdmi->audio_playing_lock);
740
741 r = hdmi5_probe_of(hdmi);
742 if (r)
743 goto err_free;
744
745 r = hdmi_wp_init(pdev, &hdmi->wp, 5);
746 if (r)
747 goto err_free;
748
749 r = hdmi_phy_init(pdev, &hdmi->phy, 5);
750 if (r)
751 goto err_free;
752
753 r = hdmi5_core_init(pdev, &hdmi->core);
754 if (r)
755 goto err_free;
756
757 irq = platform_get_irq(pdev, 0);
758 if (irq < 0) {
759 DSSERR("platform_get_irq failed\n");
760 r = -ENODEV;
761 goto err_free;
762 }
763
764 r = devm_request_threaded_irq(&pdev->dev, irq,
765 NULL, hdmi_irq_handler,
766 IRQF_ONESHOT, "OMAP HDMI", hdmi);
767 if (r) {
768 DSSERR("HDMI IRQ request failed\n");
769 goto err_free;
770 }
771
772 hdmi->vdda_reg = devm_regulator_get(&pdev->dev, "vdda");
773 if (IS_ERR(hdmi->vdda_reg)) {
774 r = PTR_ERR(hdmi->vdda_reg);
775 if (r != -EPROBE_DEFER)
776 DSSERR("can't get VDDA regulator\n");
777 goto err_free;
778 }
779
780 pm_runtime_enable(&pdev->dev);
781
782 r = hdmi5_init_output(hdmi);
783 if (r)
784 goto err_pm_disable;
785
786 r = component_add(&pdev->dev, &hdmi5_component_ops);
787 if (r)
788 goto err_uninit_output;
789
790 return 0;
791
792err_uninit_output:
793 hdmi5_uninit_output(hdmi);
794err_pm_disable:
795 pm_runtime_disable(&pdev->dev);
796err_free:
797 kfree(hdmi);
798 return r;
799}
800
801static void hdmi5_remove(struct platform_device *pdev)
802{
803 struct omap_hdmi *hdmi = platform_get_drvdata(pdev);
804
805 component_del(&pdev->dev, &hdmi5_component_ops);
806
807 hdmi5_uninit_output(hdmi);
808
809 pm_runtime_disable(&pdev->dev);
810
811 kfree(hdmi);
812}
813
814static const struct of_device_id hdmi_of_match[] = {
815 { .compatible = "ti,omap5-hdmi", },
816 { .compatible = "ti,dra7-hdmi", },
817 {},
818};
819
820struct platform_driver omapdss_hdmi5hw_driver = {
821 .probe = hdmi5_probe,
822 .remove_new = hdmi5_remove,
823 .driver = {
824 .name = "omapdss_hdmi5",
825 .of_match_table = hdmi_of_match,
826 .suppress_bind_attrs = true,
827 },
828};