Loading...
1/*
2 * Copyright (C) 2013 Red Hat
3 * Author: Rob Clark <robdclark@gmail.com>
4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License version 2 as published by
7 * the Free Software Foundation.
8 *
9 * This program is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
12 * more details.
13 *
14 * You should have received a copy of the GNU General Public License along with
15 * this program. If not, see <http://www.gnu.org/licenses/>.
16 */
17
18#include "msm_drv.h"
19#include "msm_gpu.h"
20#include "msm_kms.h"
21
22static void msm_fb_output_poll_changed(struct drm_device *dev)
23{
24 struct msm_drm_private *priv = dev->dev_private;
25 if (priv->fbdev)
26 drm_fb_helper_hotplug_event(priv->fbdev);
27}
28
29static const struct drm_mode_config_funcs mode_config_funcs = {
30 .fb_create = msm_framebuffer_create,
31 .output_poll_changed = msm_fb_output_poll_changed,
32 .atomic_check = msm_atomic_check,
33 .atomic_commit = msm_atomic_commit,
34};
35
36int msm_register_mmu(struct drm_device *dev, struct msm_mmu *mmu)
37{
38 struct msm_drm_private *priv = dev->dev_private;
39 int idx = priv->num_mmus++;
40
41 if (WARN_ON(idx >= ARRAY_SIZE(priv->mmus)))
42 return -EINVAL;
43
44 priv->mmus[idx] = mmu;
45
46 return idx;
47}
48
49#ifdef CONFIG_DRM_MSM_REGISTER_LOGGING
50static bool reglog = false;
51MODULE_PARM_DESC(reglog, "Enable register read/write logging");
52module_param(reglog, bool, 0600);
53#else
54#define reglog 0
55#endif
56
57#ifdef CONFIG_DRM_FBDEV_EMULATION
58static bool fbdev = true;
59MODULE_PARM_DESC(fbdev, "Enable fbdev compat layer");
60module_param(fbdev, bool, 0600);
61#endif
62
63static char *vram = "16m";
64MODULE_PARM_DESC(vram, "Configure VRAM size (for devices without IOMMU/GPUMMU)");
65module_param(vram, charp, 0);
66
67/*
68 * Util/helpers:
69 */
70
71void __iomem *msm_ioremap(struct platform_device *pdev, const char *name,
72 const char *dbgname)
73{
74 struct resource *res;
75 unsigned long size;
76 void __iomem *ptr;
77
78 if (name)
79 res = platform_get_resource_byname(pdev, IORESOURCE_MEM, name);
80 else
81 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
82
83 if (!res) {
84 dev_err(&pdev->dev, "failed to get memory resource: %s\n", name);
85 return ERR_PTR(-EINVAL);
86 }
87
88 size = resource_size(res);
89
90 ptr = devm_ioremap_nocache(&pdev->dev, res->start, size);
91 if (!ptr) {
92 dev_err(&pdev->dev, "failed to ioremap: %s\n", name);
93 return ERR_PTR(-ENOMEM);
94 }
95
96 if (reglog)
97 printk(KERN_DEBUG "IO:region %s %p %08lx\n", dbgname, ptr, size);
98
99 return ptr;
100}
101
102void msm_writel(u32 data, void __iomem *addr)
103{
104 if (reglog)
105 printk(KERN_DEBUG "IO:W %p %08x\n", addr, data);
106 writel(data, addr);
107}
108
109u32 msm_readl(const void __iomem *addr)
110{
111 u32 val = readl(addr);
112 if (reglog)
113 printk(KERN_ERR "IO:R %p %08x\n", addr, val);
114 return val;
115}
116
117struct vblank_event {
118 struct list_head node;
119 int crtc_id;
120 bool enable;
121};
122
123static void vblank_ctrl_worker(struct work_struct *work)
124{
125 struct msm_vblank_ctrl *vbl_ctrl = container_of(work,
126 struct msm_vblank_ctrl, work);
127 struct msm_drm_private *priv = container_of(vbl_ctrl,
128 struct msm_drm_private, vblank_ctrl);
129 struct msm_kms *kms = priv->kms;
130 struct vblank_event *vbl_ev, *tmp;
131 unsigned long flags;
132
133 spin_lock_irqsave(&vbl_ctrl->lock, flags);
134 list_for_each_entry_safe(vbl_ev, tmp, &vbl_ctrl->event_list, node) {
135 list_del(&vbl_ev->node);
136 spin_unlock_irqrestore(&vbl_ctrl->lock, flags);
137
138 if (vbl_ev->enable)
139 kms->funcs->enable_vblank(kms,
140 priv->crtcs[vbl_ev->crtc_id]);
141 else
142 kms->funcs->disable_vblank(kms,
143 priv->crtcs[vbl_ev->crtc_id]);
144
145 kfree(vbl_ev);
146
147 spin_lock_irqsave(&vbl_ctrl->lock, flags);
148 }
149
150 spin_unlock_irqrestore(&vbl_ctrl->lock, flags);
151}
152
153static int vblank_ctrl_queue_work(struct msm_drm_private *priv,
154 int crtc_id, bool enable)
155{
156 struct msm_vblank_ctrl *vbl_ctrl = &priv->vblank_ctrl;
157 struct vblank_event *vbl_ev;
158 unsigned long flags;
159
160 vbl_ev = kzalloc(sizeof(*vbl_ev), GFP_ATOMIC);
161 if (!vbl_ev)
162 return -ENOMEM;
163
164 vbl_ev->crtc_id = crtc_id;
165 vbl_ev->enable = enable;
166
167 spin_lock_irqsave(&vbl_ctrl->lock, flags);
168 list_add_tail(&vbl_ev->node, &vbl_ctrl->event_list);
169 spin_unlock_irqrestore(&vbl_ctrl->lock, flags);
170
171 queue_work(priv->wq, &vbl_ctrl->work);
172
173 return 0;
174}
175
176/*
177 * DRM operations:
178 */
179
180static int msm_unload(struct drm_device *dev)
181{
182 struct msm_drm_private *priv = dev->dev_private;
183 struct msm_kms *kms = priv->kms;
184 struct msm_gpu *gpu = priv->gpu;
185 struct msm_vblank_ctrl *vbl_ctrl = &priv->vblank_ctrl;
186 struct vblank_event *vbl_ev, *tmp;
187
188 /* We must cancel and cleanup any pending vblank enable/disable
189 * work before drm_irq_uninstall() to avoid work re-enabling an
190 * irq after uninstall has disabled it.
191 */
192 cancel_work_sync(&vbl_ctrl->work);
193 list_for_each_entry_safe(vbl_ev, tmp, &vbl_ctrl->event_list, node) {
194 list_del(&vbl_ev->node);
195 kfree(vbl_ev);
196 }
197
198 drm_kms_helper_poll_fini(dev);
199
200#ifdef CONFIG_DRM_FBDEV_EMULATION
201 if (fbdev && priv->fbdev)
202 msm_fbdev_free(dev);
203#endif
204 drm_mode_config_cleanup(dev);
205 drm_vblank_cleanup(dev);
206
207 pm_runtime_get_sync(dev->dev);
208 drm_irq_uninstall(dev);
209 pm_runtime_put_sync(dev->dev);
210
211 flush_workqueue(priv->wq);
212 destroy_workqueue(priv->wq);
213
214 if (kms) {
215 pm_runtime_disable(dev->dev);
216 kms->funcs->destroy(kms);
217 }
218
219 if (gpu) {
220 mutex_lock(&dev->struct_mutex);
221 gpu->funcs->pm_suspend(gpu);
222 mutex_unlock(&dev->struct_mutex);
223 gpu->funcs->destroy(gpu);
224 }
225
226 if (priv->vram.paddr) {
227 DEFINE_DMA_ATTRS(attrs);
228 dma_set_attr(DMA_ATTR_NO_KERNEL_MAPPING, &attrs);
229 drm_mm_takedown(&priv->vram.mm);
230 dma_free_attrs(dev->dev, priv->vram.size, NULL,
231 priv->vram.paddr, &attrs);
232 }
233
234 component_unbind_all(dev->dev, dev);
235
236 dev->dev_private = NULL;
237
238 kfree(priv);
239
240 return 0;
241}
242
243static int get_mdp_ver(struct platform_device *pdev)
244{
245 struct device *dev = &pdev->dev;
246
247 return (int) (unsigned long) of_device_get_match_data(dev);
248}
249
250#include <linux/of_address.h>
251
252static int msm_init_vram(struct drm_device *dev)
253{
254 struct msm_drm_private *priv = dev->dev_private;
255 struct device_node *node;
256 unsigned long size = 0;
257 int ret = 0;
258
259 /* In the device-tree world, we could have a 'memory-region'
260 * phandle, which gives us a link to our "vram". Allocating
261 * is all nicely abstracted behind the dma api, but we need
262 * to know the entire size to allocate it all in one go. There
263 * are two cases:
264 * 1) device with no IOMMU, in which case we need exclusive
265 * access to a VRAM carveout big enough for all gpu
266 * buffers
267 * 2) device with IOMMU, but where the bootloader puts up
268 * a splash screen. In this case, the VRAM carveout
269 * need only be large enough for fbdev fb. But we need
270 * exclusive access to the buffer to avoid the kernel
271 * using those pages for other purposes (which appears
272 * as corruption on screen before we have a chance to
273 * load and do initial modeset)
274 */
275
276 node = of_parse_phandle(dev->dev->of_node, "memory-region", 0);
277 if (node) {
278 struct resource r;
279 ret = of_address_to_resource(node, 0, &r);
280 if (ret)
281 return ret;
282 size = r.end - r.start;
283 DRM_INFO("using VRAM carveout: %lx@%pa\n", size, &r.start);
284
285 /* if we have no IOMMU, then we need to use carveout allocator.
286 * Grab the entire CMA chunk carved out in early startup in
287 * mach-msm:
288 */
289 } else if (!iommu_present(&platform_bus_type)) {
290 DRM_INFO("using %s VRAM carveout\n", vram);
291 size = memparse(vram, NULL);
292 }
293
294 if (size) {
295 DEFINE_DMA_ATTRS(attrs);
296 void *p;
297
298 priv->vram.size = size;
299
300 drm_mm_init(&priv->vram.mm, 0, (size >> PAGE_SHIFT) - 1);
301
302 dma_set_attr(DMA_ATTR_NO_KERNEL_MAPPING, &attrs);
303 dma_set_attr(DMA_ATTR_WRITE_COMBINE, &attrs);
304
305 /* note that for no-kernel-mapping, the vaddr returned
306 * is bogus, but non-null if allocation succeeded:
307 */
308 p = dma_alloc_attrs(dev->dev, size,
309 &priv->vram.paddr, GFP_KERNEL, &attrs);
310 if (!p) {
311 dev_err(dev->dev, "failed to allocate VRAM\n");
312 priv->vram.paddr = 0;
313 return -ENOMEM;
314 }
315
316 dev_info(dev->dev, "VRAM: %08x->%08x\n",
317 (uint32_t)priv->vram.paddr,
318 (uint32_t)(priv->vram.paddr + size));
319 }
320
321 return ret;
322}
323
324static int msm_load(struct drm_device *dev, unsigned long flags)
325{
326 struct platform_device *pdev = dev->platformdev;
327 struct msm_drm_private *priv;
328 struct msm_kms *kms;
329 int ret;
330
331 priv = kzalloc(sizeof(*priv), GFP_KERNEL);
332 if (!priv) {
333 dev_err(dev->dev, "failed to allocate private data\n");
334 return -ENOMEM;
335 }
336
337 dev->dev_private = priv;
338
339 priv->wq = alloc_ordered_workqueue("msm", 0);
340 init_waitqueue_head(&priv->fence_event);
341 init_waitqueue_head(&priv->pending_crtcs_event);
342
343 INIT_LIST_HEAD(&priv->inactive_list);
344 INIT_LIST_HEAD(&priv->fence_cbs);
345 INIT_LIST_HEAD(&priv->vblank_ctrl.event_list);
346 INIT_WORK(&priv->vblank_ctrl.work, vblank_ctrl_worker);
347 spin_lock_init(&priv->vblank_ctrl.lock);
348
349 drm_mode_config_init(dev);
350
351 platform_set_drvdata(pdev, dev);
352
353 /* Bind all our sub-components: */
354 ret = component_bind_all(dev->dev, dev);
355 if (ret)
356 return ret;
357
358 ret = msm_init_vram(dev);
359 if (ret)
360 goto fail;
361
362 switch (get_mdp_ver(pdev)) {
363 case 4:
364 kms = mdp4_kms_init(dev);
365 break;
366 case 5:
367 kms = mdp5_kms_init(dev);
368 break;
369 default:
370 kms = ERR_PTR(-ENODEV);
371 break;
372 }
373
374 if (IS_ERR(kms)) {
375 /*
376 * NOTE: once we have GPU support, having no kms should not
377 * be considered fatal.. ideally we would still support gpu
378 * and (for example) use dmabuf/prime to share buffers with
379 * imx drm driver on iMX5
380 */
381 dev_err(dev->dev, "failed to load kms\n");
382 ret = PTR_ERR(kms);
383 goto fail;
384 }
385
386 priv->kms = kms;
387
388 if (kms) {
389 pm_runtime_enable(dev->dev);
390 ret = kms->funcs->hw_init(kms);
391 if (ret) {
392 dev_err(dev->dev, "kms hw init failed: %d\n", ret);
393 goto fail;
394 }
395 }
396
397 dev->mode_config.funcs = &mode_config_funcs;
398
399 ret = drm_vblank_init(dev, priv->num_crtcs);
400 if (ret < 0) {
401 dev_err(dev->dev, "failed to initialize vblank\n");
402 goto fail;
403 }
404
405 pm_runtime_get_sync(dev->dev);
406 ret = drm_irq_install(dev, platform_get_irq(dev->platformdev, 0));
407 pm_runtime_put_sync(dev->dev);
408 if (ret < 0) {
409 dev_err(dev->dev, "failed to install IRQ handler\n");
410 goto fail;
411 }
412
413 drm_mode_config_reset(dev);
414
415#ifdef CONFIG_DRM_FBDEV_EMULATION
416 if (fbdev)
417 priv->fbdev = msm_fbdev_init(dev);
418#endif
419
420 ret = msm_debugfs_late_init(dev);
421 if (ret)
422 goto fail;
423
424 drm_kms_helper_poll_init(dev);
425
426 return 0;
427
428fail:
429 msm_unload(dev);
430 return ret;
431}
432
433static void load_gpu(struct drm_device *dev)
434{
435 static DEFINE_MUTEX(init_lock);
436 struct msm_drm_private *priv = dev->dev_private;
437
438 mutex_lock(&init_lock);
439
440 if (!priv->gpu)
441 priv->gpu = adreno_load_gpu(dev);
442
443 mutex_unlock(&init_lock);
444}
445
446static int msm_open(struct drm_device *dev, struct drm_file *file)
447{
448 struct msm_file_private *ctx;
449
450 /* For now, load gpu on open.. to avoid the requirement of having
451 * firmware in the initrd.
452 */
453 load_gpu(dev);
454
455 ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
456 if (!ctx)
457 return -ENOMEM;
458
459 file->driver_priv = ctx;
460
461 return 0;
462}
463
464static void msm_preclose(struct drm_device *dev, struct drm_file *file)
465{
466 struct msm_drm_private *priv = dev->dev_private;
467 struct msm_file_private *ctx = file->driver_priv;
468 struct msm_kms *kms = priv->kms;
469
470 mutex_lock(&dev->struct_mutex);
471 if (ctx == priv->lastctx)
472 priv->lastctx = NULL;
473 mutex_unlock(&dev->struct_mutex);
474
475 kfree(ctx);
476}
477
478static void msm_lastclose(struct drm_device *dev)
479{
480 struct msm_drm_private *priv = dev->dev_private;
481 if (priv->fbdev)
482 drm_fb_helper_restore_fbdev_mode_unlocked(priv->fbdev);
483}
484
485static irqreturn_t msm_irq(int irq, void *arg)
486{
487 struct drm_device *dev = arg;
488 struct msm_drm_private *priv = dev->dev_private;
489 struct msm_kms *kms = priv->kms;
490 BUG_ON(!kms);
491 return kms->funcs->irq(kms);
492}
493
494static void msm_irq_preinstall(struct drm_device *dev)
495{
496 struct msm_drm_private *priv = dev->dev_private;
497 struct msm_kms *kms = priv->kms;
498 BUG_ON(!kms);
499 kms->funcs->irq_preinstall(kms);
500}
501
502static int msm_irq_postinstall(struct drm_device *dev)
503{
504 struct msm_drm_private *priv = dev->dev_private;
505 struct msm_kms *kms = priv->kms;
506 BUG_ON(!kms);
507 return kms->funcs->irq_postinstall(kms);
508}
509
510static void msm_irq_uninstall(struct drm_device *dev)
511{
512 struct msm_drm_private *priv = dev->dev_private;
513 struct msm_kms *kms = priv->kms;
514 BUG_ON(!kms);
515 kms->funcs->irq_uninstall(kms);
516}
517
518static int msm_enable_vblank(struct drm_device *dev, unsigned int pipe)
519{
520 struct msm_drm_private *priv = dev->dev_private;
521 struct msm_kms *kms = priv->kms;
522 if (!kms)
523 return -ENXIO;
524 DBG("dev=%p, crtc=%u", dev, pipe);
525 return vblank_ctrl_queue_work(priv, pipe, true);
526}
527
528static void msm_disable_vblank(struct drm_device *dev, unsigned int pipe)
529{
530 struct msm_drm_private *priv = dev->dev_private;
531 struct msm_kms *kms = priv->kms;
532 if (!kms)
533 return;
534 DBG("dev=%p, crtc=%u", dev, pipe);
535 vblank_ctrl_queue_work(priv, pipe, false);
536}
537
538/*
539 * DRM debugfs:
540 */
541
542#ifdef CONFIG_DEBUG_FS
543static int msm_gpu_show(struct drm_device *dev, struct seq_file *m)
544{
545 struct msm_drm_private *priv = dev->dev_private;
546 struct msm_gpu *gpu = priv->gpu;
547
548 if (gpu) {
549 seq_printf(m, "%s Status:\n", gpu->name);
550 gpu->funcs->show(gpu, m);
551 }
552
553 return 0;
554}
555
556static int msm_gem_show(struct drm_device *dev, struct seq_file *m)
557{
558 struct msm_drm_private *priv = dev->dev_private;
559 struct msm_gpu *gpu = priv->gpu;
560
561 if (gpu) {
562 seq_printf(m, "Active Objects (%s):\n", gpu->name);
563 msm_gem_describe_objects(&gpu->active_list, m);
564 }
565
566 seq_printf(m, "Inactive Objects:\n");
567 msm_gem_describe_objects(&priv->inactive_list, m);
568
569 return 0;
570}
571
572static int msm_mm_show(struct drm_device *dev, struct seq_file *m)
573{
574 return drm_mm_dump_table(m, &dev->vma_offset_manager->vm_addr_space_mm);
575}
576
577static int msm_fb_show(struct drm_device *dev, struct seq_file *m)
578{
579 struct msm_drm_private *priv = dev->dev_private;
580 struct drm_framebuffer *fb, *fbdev_fb = NULL;
581
582 if (priv->fbdev) {
583 seq_printf(m, "fbcon ");
584 fbdev_fb = priv->fbdev->fb;
585 msm_framebuffer_describe(fbdev_fb, m);
586 }
587
588 mutex_lock(&dev->mode_config.fb_lock);
589 list_for_each_entry(fb, &dev->mode_config.fb_list, head) {
590 if (fb == fbdev_fb)
591 continue;
592
593 seq_printf(m, "user ");
594 msm_framebuffer_describe(fb, m);
595 }
596 mutex_unlock(&dev->mode_config.fb_lock);
597
598 return 0;
599}
600
601static int show_locked(struct seq_file *m, void *arg)
602{
603 struct drm_info_node *node = (struct drm_info_node *) m->private;
604 struct drm_device *dev = node->minor->dev;
605 int (*show)(struct drm_device *dev, struct seq_file *m) =
606 node->info_ent->data;
607 int ret;
608
609 ret = mutex_lock_interruptible(&dev->struct_mutex);
610 if (ret)
611 return ret;
612
613 ret = show(dev, m);
614
615 mutex_unlock(&dev->struct_mutex);
616
617 return ret;
618}
619
620static struct drm_info_list msm_debugfs_list[] = {
621 {"gpu", show_locked, 0, msm_gpu_show},
622 {"gem", show_locked, 0, msm_gem_show},
623 { "mm", show_locked, 0, msm_mm_show },
624 { "fb", show_locked, 0, msm_fb_show },
625};
626
627static int late_init_minor(struct drm_minor *minor)
628{
629 int ret;
630
631 if (!minor)
632 return 0;
633
634 ret = msm_rd_debugfs_init(minor);
635 if (ret) {
636 dev_err(minor->dev->dev, "could not install rd debugfs\n");
637 return ret;
638 }
639
640 ret = msm_perf_debugfs_init(minor);
641 if (ret) {
642 dev_err(minor->dev->dev, "could not install perf debugfs\n");
643 return ret;
644 }
645
646 return 0;
647}
648
649int msm_debugfs_late_init(struct drm_device *dev)
650{
651 int ret;
652 ret = late_init_minor(dev->primary);
653 if (ret)
654 return ret;
655 ret = late_init_minor(dev->render);
656 if (ret)
657 return ret;
658 ret = late_init_minor(dev->control);
659 return ret;
660}
661
662static int msm_debugfs_init(struct drm_minor *minor)
663{
664 struct drm_device *dev = minor->dev;
665 int ret;
666
667 ret = drm_debugfs_create_files(msm_debugfs_list,
668 ARRAY_SIZE(msm_debugfs_list),
669 minor->debugfs_root, minor);
670
671 if (ret) {
672 dev_err(dev->dev, "could not install msm_debugfs_list\n");
673 return ret;
674 }
675
676 return 0;
677}
678
679static void msm_debugfs_cleanup(struct drm_minor *minor)
680{
681 drm_debugfs_remove_files(msm_debugfs_list,
682 ARRAY_SIZE(msm_debugfs_list), minor);
683 if (!minor->dev->dev_private)
684 return;
685 msm_rd_debugfs_cleanup(minor);
686 msm_perf_debugfs_cleanup(minor);
687}
688#endif
689
690/*
691 * Fences:
692 */
693
694int msm_wait_fence(struct drm_device *dev, uint32_t fence,
695 ktime_t *timeout , bool interruptible)
696{
697 struct msm_drm_private *priv = dev->dev_private;
698 int ret;
699
700 if (!priv->gpu)
701 return 0;
702
703 if (fence > priv->gpu->submitted_fence) {
704 DRM_ERROR("waiting on invalid fence: %u (of %u)\n",
705 fence, priv->gpu->submitted_fence);
706 return -EINVAL;
707 }
708
709 if (!timeout) {
710 /* no-wait: */
711 ret = fence_completed(dev, fence) ? 0 : -EBUSY;
712 } else {
713 ktime_t now = ktime_get();
714 unsigned long remaining_jiffies;
715
716 if (ktime_compare(*timeout, now) < 0) {
717 remaining_jiffies = 0;
718 } else {
719 ktime_t rem = ktime_sub(*timeout, now);
720 struct timespec ts = ktime_to_timespec(rem);
721 remaining_jiffies = timespec_to_jiffies(&ts);
722 }
723
724 if (interruptible)
725 ret = wait_event_interruptible_timeout(priv->fence_event,
726 fence_completed(dev, fence),
727 remaining_jiffies);
728 else
729 ret = wait_event_timeout(priv->fence_event,
730 fence_completed(dev, fence),
731 remaining_jiffies);
732
733 if (ret == 0) {
734 DBG("timeout waiting for fence: %u (completed: %u)",
735 fence, priv->completed_fence);
736 ret = -ETIMEDOUT;
737 } else if (ret != -ERESTARTSYS) {
738 ret = 0;
739 }
740 }
741
742 return ret;
743}
744
745int msm_queue_fence_cb(struct drm_device *dev,
746 struct msm_fence_cb *cb, uint32_t fence)
747{
748 struct msm_drm_private *priv = dev->dev_private;
749 int ret = 0;
750
751 mutex_lock(&dev->struct_mutex);
752 if (!list_empty(&cb->work.entry)) {
753 ret = -EINVAL;
754 } else if (fence > priv->completed_fence) {
755 cb->fence = fence;
756 list_add_tail(&cb->work.entry, &priv->fence_cbs);
757 } else {
758 queue_work(priv->wq, &cb->work);
759 }
760 mutex_unlock(&dev->struct_mutex);
761
762 return ret;
763}
764
765/* called from workqueue */
766void msm_update_fence(struct drm_device *dev, uint32_t fence)
767{
768 struct msm_drm_private *priv = dev->dev_private;
769
770 mutex_lock(&dev->struct_mutex);
771 priv->completed_fence = max(fence, priv->completed_fence);
772
773 while (!list_empty(&priv->fence_cbs)) {
774 struct msm_fence_cb *cb;
775
776 cb = list_first_entry(&priv->fence_cbs,
777 struct msm_fence_cb, work.entry);
778
779 if (cb->fence > priv->completed_fence)
780 break;
781
782 list_del_init(&cb->work.entry);
783 queue_work(priv->wq, &cb->work);
784 }
785
786 mutex_unlock(&dev->struct_mutex);
787
788 wake_up_all(&priv->fence_event);
789}
790
791void __msm_fence_worker(struct work_struct *work)
792{
793 struct msm_fence_cb *cb = container_of(work, struct msm_fence_cb, work);
794 cb->func(cb);
795}
796
797/*
798 * DRM ioctls:
799 */
800
801static int msm_ioctl_get_param(struct drm_device *dev, void *data,
802 struct drm_file *file)
803{
804 struct msm_drm_private *priv = dev->dev_private;
805 struct drm_msm_param *args = data;
806 struct msm_gpu *gpu;
807
808 /* for now, we just have 3d pipe.. eventually this would need to
809 * be more clever to dispatch to appropriate gpu module:
810 */
811 if (args->pipe != MSM_PIPE_3D0)
812 return -EINVAL;
813
814 gpu = priv->gpu;
815
816 if (!gpu)
817 return -ENXIO;
818
819 return gpu->funcs->get_param(gpu, args->param, &args->value);
820}
821
822static int msm_ioctl_gem_new(struct drm_device *dev, void *data,
823 struct drm_file *file)
824{
825 struct drm_msm_gem_new *args = data;
826
827 if (args->flags & ~MSM_BO_FLAGS) {
828 DRM_ERROR("invalid flags: %08x\n", args->flags);
829 return -EINVAL;
830 }
831
832 return msm_gem_new_handle(dev, file, args->size,
833 args->flags, &args->handle);
834}
835
836static inline ktime_t to_ktime(struct drm_msm_timespec timeout)
837{
838 return ktime_set(timeout.tv_sec, timeout.tv_nsec);
839}
840
841static int msm_ioctl_gem_cpu_prep(struct drm_device *dev, void *data,
842 struct drm_file *file)
843{
844 struct drm_msm_gem_cpu_prep *args = data;
845 struct drm_gem_object *obj;
846 ktime_t timeout = to_ktime(args->timeout);
847 int ret;
848
849 if (args->op & ~MSM_PREP_FLAGS) {
850 DRM_ERROR("invalid op: %08x\n", args->op);
851 return -EINVAL;
852 }
853
854 obj = drm_gem_object_lookup(dev, file, args->handle);
855 if (!obj)
856 return -ENOENT;
857
858 ret = msm_gem_cpu_prep(obj, args->op, &timeout);
859
860 drm_gem_object_unreference_unlocked(obj);
861
862 return ret;
863}
864
865static int msm_ioctl_gem_cpu_fini(struct drm_device *dev, void *data,
866 struct drm_file *file)
867{
868 struct drm_msm_gem_cpu_fini *args = data;
869 struct drm_gem_object *obj;
870 int ret;
871
872 obj = drm_gem_object_lookup(dev, file, args->handle);
873 if (!obj)
874 return -ENOENT;
875
876 ret = msm_gem_cpu_fini(obj);
877
878 drm_gem_object_unreference_unlocked(obj);
879
880 return ret;
881}
882
883static int msm_ioctl_gem_info(struct drm_device *dev, void *data,
884 struct drm_file *file)
885{
886 struct drm_msm_gem_info *args = data;
887 struct drm_gem_object *obj;
888 int ret = 0;
889
890 if (args->pad)
891 return -EINVAL;
892
893 obj = drm_gem_object_lookup(dev, file, args->handle);
894 if (!obj)
895 return -ENOENT;
896
897 args->offset = msm_gem_mmap_offset(obj);
898
899 drm_gem_object_unreference_unlocked(obj);
900
901 return ret;
902}
903
904static int msm_ioctl_wait_fence(struct drm_device *dev, void *data,
905 struct drm_file *file)
906{
907 struct drm_msm_wait_fence *args = data;
908 ktime_t timeout = to_ktime(args->timeout);
909
910 if (args->pad) {
911 DRM_ERROR("invalid pad: %08x\n", args->pad);
912 return -EINVAL;
913 }
914
915 return msm_wait_fence(dev, args->fence, &timeout, true);
916}
917
918static const struct drm_ioctl_desc msm_ioctls[] = {
919 DRM_IOCTL_DEF_DRV(MSM_GET_PARAM, msm_ioctl_get_param, DRM_AUTH|DRM_RENDER_ALLOW),
920 DRM_IOCTL_DEF_DRV(MSM_GEM_NEW, msm_ioctl_gem_new, DRM_AUTH|DRM_RENDER_ALLOW),
921 DRM_IOCTL_DEF_DRV(MSM_GEM_INFO, msm_ioctl_gem_info, DRM_AUTH|DRM_RENDER_ALLOW),
922 DRM_IOCTL_DEF_DRV(MSM_GEM_CPU_PREP, msm_ioctl_gem_cpu_prep, DRM_AUTH|DRM_RENDER_ALLOW),
923 DRM_IOCTL_DEF_DRV(MSM_GEM_CPU_FINI, msm_ioctl_gem_cpu_fini, DRM_AUTH|DRM_RENDER_ALLOW),
924 DRM_IOCTL_DEF_DRV(MSM_GEM_SUBMIT, msm_ioctl_gem_submit, DRM_AUTH|DRM_RENDER_ALLOW),
925 DRM_IOCTL_DEF_DRV(MSM_WAIT_FENCE, msm_ioctl_wait_fence, DRM_AUTH|DRM_RENDER_ALLOW),
926};
927
928static const struct vm_operations_struct vm_ops = {
929 .fault = msm_gem_fault,
930 .open = drm_gem_vm_open,
931 .close = drm_gem_vm_close,
932};
933
934static const struct file_operations fops = {
935 .owner = THIS_MODULE,
936 .open = drm_open,
937 .release = drm_release,
938 .unlocked_ioctl = drm_ioctl,
939#ifdef CONFIG_COMPAT
940 .compat_ioctl = drm_compat_ioctl,
941#endif
942 .poll = drm_poll,
943 .read = drm_read,
944 .llseek = no_llseek,
945 .mmap = msm_gem_mmap,
946};
947
948static struct drm_driver msm_driver = {
949 .driver_features = DRIVER_HAVE_IRQ |
950 DRIVER_GEM |
951 DRIVER_PRIME |
952 DRIVER_RENDER |
953 DRIVER_ATOMIC |
954 DRIVER_MODESET,
955 .load = msm_load,
956 .unload = msm_unload,
957 .open = msm_open,
958 .preclose = msm_preclose,
959 .lastclose = msm_lastclose,
960 .set_busid = drm_platform_set_busid,
961 .irq_handler = msm_irq,
962 .irq_preinstall = msm_irq_preinstall,
963 .irq_postinstall = msm_irq_postinstall,
964 .irq_uninstall = msm_irq_uninstall,
965 .get_vblank_counter = drm_vblank_no_hw_counter,
966 .enable_vblank = msm_enable_vblank,
967 .disable_vblank = msm_disable_vblank,
968 .gem_free_object = msm_gem_free_object,
969 .gem_vm_ops = &vm_ops,
970 .dumb_create = msm_gem_dumb_create,
971 .dumb_map_offset = msm_gem_dumb_map_offset,
972 .dumb_destroy = drm_gem_dumb_destroy,
973 .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
974 .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
975 .gem_prime_export = drm_gem_prime_export,
976 .gem_prime_import = drm_gem_prime_import,
977 .gem_prime_pin = msm_gem_prime_pin,
978 .gem_prime_unpin = msm_gem_prime_unpin,
979 .gem_prime_get_sg_table = msm_gem_prime_get_sg_table,
980 .gem_prime_import_sg_table = msm_gem_prime_import_sg_table,
981 .gem_prime_vmap = msm_gem_prime_vmap,
982 .gem_prime_vunmap = msm_gem_prime_vunmap,
983 .gem_prime_mmap = msm_gem_prime_mmap,
984#ifdef CONFIG_DEBUG_FS
985 .debugfs_init = msm_debugfs_init,
986 .debugfs_cleanup = msm_debugfs_cleanup,
987#endif
988 .ioctls = msm_ioctls,
989 .num_ioctls = DRM_MSM_NUM_IOCTLS,
990 .fops = &fops,
991 .name = "msm",
992 .desc = "MSM Snapdragon DRM",
993 .date = "20130625",
994 .major = 1,
995 .minor = 0,
996};
997
998#ifdef CONFIG_PM_SLEEP
999static int msm_pm_suspend(struct device *dev)
1000{
1001 struct drm_device *ddev = dev_get_drvdata(dev);
1002
1003 drm_kms_helper_poll_disable(ddev);
1004
1005 return 0;
1006}
1007
1008static int msm_pm_resume(struct device *dev)
1009{
1010 struct drm_device *ddev = dev_get_drvdata(dev);
1011
1012 drm_kms_helper_poll_enable(ddev);
1013
1014 return 0;
1015}
1016#endif
1017
1018static const struct dev_pm_ops msm_pm_ops = {
1019 SET_SYSTEM_SLEEP_PM_OPS(msm_pm_suspend, msm_pm_resume)
1020};
1021
1022/*
1023 * Componentized driver support:
1024 */
1025
1026/*
1027 * NOTE: duplication of the same code as exynos or imx (or probably any other).
1028 * so probably some room for some helpers
1029 */
1030static int compare_of(struct device *dev, void *data)
1031{
1032 return dev->of_node == data;
1033}
1034
1035static int add_components(struct device *dev, struct component_match **matchptr,
1036 const char *name)
1037{
1038 struct device_node *np = dev->of_node;
1039 unsigned i;
1040
1041 for (i = 0; ; i++) {
1042 struct device_node *node;
1043
1044 node = of_parse_phandle(np, name, i);
1045 if (!node)
1046 break;
1047
1048 component_match_add(dev, matchptr, compare_of, node);
1049 }
1050
1051 return 0;
1052}
1053
1054static int msm_drm_bind(struct device *dev)
1055{
1056 return drm_platform_init(&msm_driver, to_platform_device(dev));
1057}
1058
1059static void msm_drm_unbind(struct device *dev)
1060{
1061 drm_put_dev(platform_get_drvdata(to_platform_device(dev)));
1062}
1063
1064static const struct component_master_ops msm_drm_ops = {
1065 .bind = msm_drm_bind,
1066 .unbind = msm_drm_unbind,
1067};
1068
1069/*
1070 * Platform driver:
1071 */
1072
1073static int msm_pdev_probe(struct platform_device *pdev)
1074{
1075 struct component_match *match = NULL;
1076
1077 add_components(&pdev->dev, &match, "connectors");
1078 add_components(&pdev->dev, &match, "gpus");
1079
1080 pdev->dev.coherent_dma_mask = DMA_BIT_MASK(32);
1081 return component_master_add_with_match(&pdev->dev, &msm_drm_ops, match);
1082}
1083
1084static int msm_pdev_remove(struct platform_device *pdev)
1085{
1086 component_master_del(&pdev->dev, &msm_drm_ops);
1087
1088 return 0;
1089}
1090
1091static const struct platform_device_id msm_id[] = {
1092 { "mdp", 0 },
1093 { }
1094};
1095
1096static const struct of_device_id dt_match[] = {
1097 { .compatible = "qcom,mdp4", .data = (void *) 4 }, /* mdp4 */
1098 { .compatible = "qcom,mdp5", .data = (void *) 5 }, /* mdp5 */
1099 /* to support downstream DT files */
1100 { .compatible = "qcom,mdss_mdp", .data = (void *) 5 }, /* mdp5 */
1101 {}
1102};
1103MODULE_DEVICE_TABLE(of, dt_match);
1104
1105static struct platform_driver msm_platform_driver = {
1106 .probe = msm_pdev_probe,
1107 .remove = msm_pdev_remove,
1108 .driver = {
1109 .name = "msm",
1110 .of_match_table = dt_match,
1111 .pm = &msm_pm_ops,
1112 },
1113 .id_table = msm_id,
1114};
1115
1116static int __init msm_drm_register(void)
1117{
1118 DBG("init");
1119 msm_dsi_register();
1120 msm_edp_register();
1121 msm_hdmi_register();
1122 adreno_register();
1123 return platform_driver_register(&msm_platform_driver);
1124}
1125
1126static void __exit msm_drm_unregister(void)
1127{
1128 DBG("fini");
1129 platform_driver_unregister(&msm_platform_driver);
1130 msm_hdmi_unregister();
1131 adreno_unregister();
1132 msm_edp_unregister();
1133 msm_dsi_unregister();
1134}
1135
1136module_init(msm_drm_register);
1137module_exit(msm_drm_unregister);
1138
1139MODULE_AUTHOR("Rob Clark <robdclark@gmail.com");
1140MODULE_DESCRIPTION("MSM DRM Driver");
1141MODULE_LICENSE("GPL");
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright (c) 2016-2018, 2020-2021 The Linux Foundation. All rights reserved.
4 * Copyright (C) 2013 Red Hat
5 * Author: Rob Clark <robdclark@gmail.com>
6 */
7
8#include <linux/dma-mapping.h>
9#include <linux/fault-inject.h>
10#include <linux/of_address.h>
11#include <linux/uaccess.h>
12
13#include <drm/drm_drv.h>
14#include <drm/drm_file.h>
15#include <drm/drm_ioctl.h>
16#include <drm/drm_of.h>
17
18#include "msm_drv.h"
19#include "msm_debugfs.h"
20#include "msm_kms.h"
21#include "adreno/adreno_gpu.h"
22
23/*
24 * MSM driver version:
25 * - 1.0.0 - initial interface
26 * - 1.1.0 - adds madvise, and support for submits with > 4 cmd buffers
27 * - 1.2.0 - adds explicit fence support for submit ioctl
28 * - 1.3.0 - adds GMEM_BASE + NR_RINGS params, SUBMITQUEUE_NEW +
29 * SUBMITQUEUE_CLOSE ioctls, and MSM_INFO_IOVA flag for
30 * MSM_GEM_INFO ioctl.
31 * - 1.4.0 - softpin, MSM_RELOC_BO_DUMP, and GEM_INFO support to set/get
32 * GEM object's debug name
33 * - 1.5.0 - Add SUBMITQUERY_QUERY ioctl
34 * - 1.6.0 - Syncobj support
35 * - 1.7.0 - Add MSM_PARAM_SUSPENDS to access suspend count
36 * - 1.8.0 - Add MSM_BO_CACHED_COHERENT for supported GPUs (a6xx)
37 * - 1.9.0 - Add MSM_SUBMIT_FENCE_SN_IN
38 * - 1.10.0 - Add MSM_SUBMIT_BO_NO_IMPLICIT
39 * - 1.11.0 - Add wait boost (MSM_WAIT_FENCE_BOOST, MSM_PREP_BOOST)
40 * - 1.12.0 - Add MSM_INFO_SET_METADATA and MSM_INFO_GET_METADATA
41 */
42#define MSM_VERSION_MAJOR 1
43#define MSM_VERSION_MINOR 12
44#define MSM_VERSION_PATCHLEVEL 0
45
46static void msm_deinit_vram(struct drm_device *ddev);
47
48static char *vram = "16m";
49MODULE_PARM_DESC(vram, "Configure VRAM size (for devices without IOMMU/GPUMMU)");
50module_param(vram, charp, 0);
51
52bool dumpstate;
53MODULE_PARM_DESC(dumpstate, "Dump KMS state on errors");
54module_param(dumpstate, bool, 0600);
55
56static bool modeset = true;
57MODULE_PARM_DESC(modeset, "Use kernel modesetting [KMS] (1=on (default), 0=disable)");
58module_param(modeset, bool, 0600);
59
60#ifdef CONFIG_FAULT_INJECTION
61DECLARE_FAULT_ATTR(fail_gem_alloc);
62DECLARE_FAULT_ATTR(fail_gem_iova);
63#endif
64
65static int msm_drm_uninit(struct device *dev)
66{
67 struct platform_device *pdev = to_platform_device(dev);
68 struct msm_drm_private *priv = platform_get_drvdata(pdev);
69 struct drm_device *ddev = priv->dev;
70
71 /*
72 * Shutdown the hw if we're far enough along where things might be on.
73 * If we run this too early, we'll end up panicking in any variety of
74 * places. Since we don't register the drm device until late in
75 * msm_drm_init, drm_dev->registered is used as an indicator that the
76 * shutdown will be successful.
77 */
78 if (ddev->registered) {
79 drm_dev_unregister(ddev);
80 if (priv->kms)
81 drm_atomic_helper_shutdown(ddev);
82 }
83
84 /* We must cancel and cleanup any pending vblank enable/disable
85 * work before msm_irq_uninstall() to avoid work re-enabling an
86 * irq after uninstall has disabled it.
87 */
88
89 flush_workqueue(priv->wq);
90
91 msm_gem_shrinker_cleanup(ddev);
92
93 msm_perf_debugfs_cleanup(priv);
94 msm_rd_debugfs_cleanup(priv);
95
96 if (priv->kms)
97 msm_drm_kms_uninit(dev);
98
99 msm_deinit_vram(ddev);
100
101 component_unbind_all(dev, ddev);
102
103 ddev->dev_private = NULL;
104 drm_dev_put(ddev);
105
106 destroy_workqueue(priv->wq);
107
108 return 0;
109}
110
111bool msm_use_mmu(struct drm_device *dev)
112{
113 struct msm_drm_private *priv = dev->dev_private;
114
115 /*
116 * a2xx comes with its own MMU
117 * On other platforms IOMMU can be declared specified either for the
118 * MDP/DPU device or for its parent, MDSS device.
119 */
120 return priv->is_a2xx ||
121 device_iommu_mapped(dev->dev) ||
122 device_iommu_mapped(dev->dev->parent);
123}
124
125static int msm_init_vram(struct drm_device *dev)
126{
127 struct msm_drm_private *priv = dev->dev_private;
128 struct device_node *node;
129 unsigned long size = 0;
130 int ret = 0;
131
132 /* In the device-tree world, we could have a 'memory-region'
133 * phandle, which gives us a link to our "vram". Allocating
134 * is all nicely abstracted behind the dma api, but we need
135 * to know the entire size to allocate it all in one go. There
136 * are two cases:
137 * 1) device with no IOMMU, in which case we need exclusive
138 * access to a VRAM carveout big enough for all gpu
139 * buffers
140 * 2) device with IOMMU, but where the bootloader puts up
141 * a splash screen. In this case, the VRAM carveout
142 * need only be large enough for fbdev fb. But we need
143 * exclusive access to the buffer to avoid the kernel
144 * using those pages for other purposes (which appears
145 * as corruption on screen before we have a chance to
146 * load and do initial modeset)
147 */
148
149 node = of_parse_phandle(dev->dev->of_node, "memory-region", 0);
150 if (node) {
151 struct resource r;
152 ret = of_address_to_resource(node, 0, &r);
153 of_node_put(node);
154 if (ret)
155 return ret;
156 size = r.end - r.start + 1;
157 DRM_INFO("using VRAM carveout: %lx@%pa\n", size, &r.start);
158
159 /* if we have no IOMMU, then we need to use carveout allocator.
160 * Grab the entire DMA chunk carved out in early startup in
161 * mach-msm:
162 */
163 } else if (!msm_use_mmu(dev)) {
164 DRM_INFO("using %s VRAM carveout\n", vram);
165 size = memparse(vram, NULL);
166 }
167
168 if (size) {
169 unsigned long attrs = 0;
170 void *p;
171
172 priv->vram.size = size;
173
174 drm_mm_init(&priv->vram.mm, 0, (size >> PAGE_SHIFT) - 1);
175 spin_lock_init(&priv->vram.lock);
176
177 attrs |= DMA_ATTR_NO_KERNEL_MAPPING;
178 attrs |= DMA_ATTR_WRITE_COMBINE;
179
180 /* note that for no-kernel-mapping, the vaddr returned
181 * is bogus, but non-null if allocation succeeded:
182 */
183 p = dma_alloc_attrs(dev->dev, size,
184 &priv->vram.paddr, GFP_KERNEL, attrs);
185 if (!p) {
186 DRM_DEV_ERROR(dev->dev, "failed to allocate VRAM\n");
187 priv->vram.paddr = 0;
188 return -ENOMEM;
189 }
190
191 DRM_DEV_INFO(dev->dev, "VRAM: %08x->%08x\n",
192 (uint32_t)priv->vram.paddr,
193 (uint32_t)(priv->vram.paddr + size));
194 }
195
196 return ret;
197}
198
199static void msm_deinit_vram(struct drm_device *ddev)
200{
201 struct msm_drm_private *priv = ddev->dev_private;
202 unsigned long attrs = DMA_ATTR_NO_KERNEL_MAPPING;
203
204 if (!priv->vram.paddr)
205 return;
206
207 drm_mm_takedown(&priv->vram.mm);
208 dma_free_attrs(ddev->dev, priv->vram.size, NULL, priv->vram.paddr,
209 attrs);
210}
211
212static int msm_drm_init(struct device *dev, const struct drm_driver *drv)
213{
214 struct msm_drm_private *priv = dev_get_drvdata(dev);
215 struct drm_device *ddev;
216 int ret;
217
218 if (drm_firmware_drivers_only())
219 return -ENODEV;
220
221 ddev = drm_dev_alloc(drv, dev);
222 if (IS_ERR(ddev)) {
223 DRM_DEV_ERROR(dev, "failed to allocate drm_device\n");
224 return PTR_ERR(ddev);
225 }
226 ddev->dev_private = priv;
227 priv->dev = ddev;
228
229 priv->wq = alloc_ordered_workqueue("msm", 0);
230 if (!priv->wq) {
231 ret = -ENOMEM;
232 goto err_put_dev;
233 }
234
235 INIT_LIST_HEAD(&priv->objects);
236 mutex_init(&priv->obj_lock);
237
238 /*
239 * Initialize the LRUs:
240 */
241 mutex_init(&priv->lru.lock);
242 drm_gem_lru_init(&priv->lru.unbacked, &priv->lru.lock);
243 drm_gem_lru_init(&priv->lru.pinned, &priv->lru.lock);
244 drm_gem_lru_init(&priv->lru.willneed, &priv->lru.lock);
245 drm_gem_lru_init(&priv->lru.dontneed, &priv->lru.lock);
246
247 /* Teach lockdep about lock ordering wrt. shrinker: */
248 fs_reclaim_acquire(GFP_KERNEL);
249 might_lock(&priv->lru.lock);
250 fs_reclaim_release(GFP_KERNEL);
251
252 if (priv->kms_init) {
253 ret = drmm_mode_config_init(ddev);
254 if (ret)
255 goto err_destroy_wq;
256 }
257
258 ret = msm_init_vram(ddev);
259 if (ret)
260 goto err_destroy_wq;
261
262 dma_set_max_seg_size(dev, UINT_MAX);
263
264 /* Bind all our sub-components: */
265 ret = component_bind_all(dev, ddev);
266 if (ret)
267 goto err_deinit_vram;
268
269 ret = msm_gem_shrinker_init(ddev);
270 if (ret)
271 goto err_msm_uninit;
272
273 if (priv->kms_init) {
274 ret = msm_drm_kms_init(dev, drv);
275 if (ret)
276 goto err_msm_uninit;
277 } else {
278 /* valid only for the dummy headless case, where of_node=NULL */
279 WARN_ON(dev->of_node);
280 ddev->driver_features &= ~DRIVER_MODESET;
281 ddev->driver_features &= ~DRIVER_ATOMIC;
282 }
283
284 ret = drm_dev_register(ddev, 0);
285 if (ret)
286 goto err_msm_uninit;
287
288 ret = msm_debugfs_late_init(ddev);
289 if (ret)
290 goto err_msm_uninit;
291
292 if (priv->kms_init) {
293 drm_kms_helper_poll_init(ddev);
294 msm_fbdev_setup(ddev);
295 }
296
297 return 0;
298
299err_msm_uninit:
300 msm_drm_uninit(dev);
301
302 return ret;
303
304err_deinit_vram:
305 msm_deinit_vram(ddev);
306err_destroy_wq:
307 destroy_workqueue(priv->wq);
308err_put_dev:
309 drm_dev_put(ddev);
310
311 return ret;
312}
313
314/*
315 * DRM operations:
316 */
317
318static void load_gpu(struct drm_device *dev)
319{
320 static DEFINE_MUTEX(init_lock);
321 struct msm_drm_private *priv = dev->dev_private;
322
323 mutex_lock(&init_lock);
324
325 if (!priv->gpu)
326 priv->gpu = adreno_load_gpu(dev);
327
328 mutex_unlock(&init_lock);
329}
330
331static int context_init(struct drm_device *dev, struct drm_file *file)
332{
333 static atomic_t ident = ATOMIC_INIT(0);
334 struct msm_drm_private *priv = dev->dev_private;
335 struct msm_file_private *ctx;
336
337 ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
338 if (!ctx)
339 return -ENOMEM;
340
341 INIT_LIST_HEAD(&ctx->submitqueues);
342 rwlock_init(&ctx->queuelock);
343
344 kref_init(&ctx->ref);
345 msm_submitqueue_init(dev, ctx);
346
347 ctx->aspace = msm_gpu_create_private_address_space(priv->gpu, current);
348 file->driver_priv = ctx;
349
350 ctx->seqno = atomic_inc_return(&ident);
351
352 return 0;
353}
354
355static int msm_open(struct drm_device *dev, struct drm_file *file)
356{
357 /* For now, load gpu on open.. to avoid the requirement of having
358 * firmware in the initrd.
359 */
360 load_gpu(dev);
361
362 return context_init(dev, file);
363}
364
365static void context_close(struct msm_file_private *ctx)
366{
367 msm_submitqueue_close(ctx);
368 msm_file_private_put(ctx);
369}
370
371static void msm_postclose(struct drm_device *dev, struct drm_file *file)
372{
373 struct msm_drm_private *priv = dev->dev_private;
374 struct msm_file_private *ctx = file->driver_priv;
375
376 /*
377 * It is not possible to set sysprof param to non-zero if gpu
378 * is not initialized:
379 */
380 if (priv->gpu)
381 msm_file_private_set_sysprof(ctx, priv->gpu, 0);
382
383 context_close(ctx);
384}
385
386/*
387 * DRM ioctls:
388 */
389
390static int msm_ioctl_get_param(struct drm_device *dev, void *data,
391 struct drm_file *file)
392{
393 struct msm_drm_private *priv = dev->dev_private;
394 struct drm_msm_param *args = data;
395 struct msm_gpu *gpu;
396
397 /* for now, we just have 3d pipe.. eventually this would need to
398 * be more clever to dispatch to appropriate gpu module:
399 */
400 if ((args->pipe != MSM_PIPE_3D0) || (args->pad != 0))
401 return -EINVAL;
402
403 gpu = priv->gpu;
404
405 if (!gpu)
406 return -ENXIO;
407
408 return gpu->funcs->get_param(gpu, file->driver_priv,
409 args->param, &args->value, &args->len);
410}
411
412static int msm_ioctl_set_param(struct drm_device *dev, void *data,
413 struct drm_file *file)
414{
415 struct msm_drm_private *priv = dev->dev_private;
416 struct drm_msm_param *args = data;
417 struct msm_gpu *gpu;
418
419 if ((args->pipe != MSM_PIPE_3D0) || (args->pad != 0))
420 return -EINVAL;
421
422 gpu = priv->gpu;
423
424 if (!gpu)
425 return -ENXIO;
426
427 return gpu->funcs->set_param(gpu, file->driver_priv,
428 args->param, args->value, args->len);
429}
430
431static int msm_ioctl_gem_new(struct drm_device *dev, void *data,
432 struct drm_file *file)
433{
434 struct drm_msm_gem_new *args = data;
435 uint32_t flags = args->flags;
436
437 if (args->flags & ~MSM_BO_FLAGS) {
438 DRM_ERROR("invalid flags: %08x\n", args->flags);
439 return -EINVAL;
440 }
441
442 /*
443 * Uncached CPU mappings are deprecated, as of:
444 *
445 * 9ef364432db4 ("drm/msm: deprecate MSM_BO_UNCACHED (map as writecombine instead)")
446 *
447 * So promote them to WC.
448 */
449 if (flags & MSM_BO_UNCACHED) {
450 flags &= ~MSM_BO_CACHED;
451 flags |= MSM_BO_WC;
452 }
453
454 if (should_fail(&fail_gem_alloc, args->size))
455 return -ENOMEM;
456
457 return msm_gem_new_handle(dev, file, args->size,
458 args->flags, &args->handle, NULL);
459}
460
461static inline ktime_t to_ktime(struct drm_msm_timespec timeout)
462{
463 return ktime_set(timeout.tv_sec, timeout.tv_nsec);
464}
465
466static int msm_ioctl_gem_cpu_prep(struct drm_device *dev, void *data,
467 struct drm_file *file)
468{
469 struct drm_msm_gem_cpu_prep *args = data;
470 struct drm_gem_object *obj;
471 ktime_t timeout = to_ktime(args->timeout);
472 int ret;
473
474 if (args->op & ~MSM_PREP_FLAGS) {
475 DRM_ERROR("invalid op: %08x\n", args->op);
476 return -EINVAL;
477 }
478
479 obj = drm_gem_object_lookup(file, args->handle);
480 if (!obj)
481 return -ENOENT;
482
483 ret = msm_gem_cpu_prep(obj, args->op, &timeout);
484
485 drm_gem_object_put(obj);
486
487 return ret;
488}
489
490static int msm_ioctl_gem_cpu_fini(struct drm_device *dev, void *data,
491 struct drm_file *file)
492{
493 struct drm_msm_gem_cpu_fini *args = data;
494 struct drm_gem_object *obj;
495 int ret;
496
497 obj = drm_gem_object_lookup(file, args->handle);
498 if (!obj)
499 return -ENOENT;
500
501 ret = msm_gem_cpu_fini(obj);
502
503 drm_gem_object_put(obj);
504
505 return ret;
506}
507
508static int msm_ioctl_gem_info_iova(struct drm_device *dev,
509 struct drm_file *file, struct drm_gem_object *obj,
510 uint64_t *iova)
511{
512 struct msm_drm_private *priv = dev->dev_private;
513 struct msm_file_private *ctx = file->driver_priv;
514
515 if (!priv->gpu)
516 return -EINVAL;
517
518 if (should_fail(&fail_gem_iova, obj->size))
519 return -ENOMEM;
520
521 /*
522 * Don't pin the memory here - just get an address so that userspace can
523 * be productive
524 */
525 return msm_gem_get_iova(obj, ctx->aspace, iova);
526}
527
528static int msm_ioctl_gem_info_set_iova(struct drm_device *dev,
529 struct drm_file *file, struct drm_gem_object *obj,
530 uint64_t iova)
531{
532 struct msm_drm_private *priv = dev->dev_private;
533 struct msm_file_private *ctx = file->driver_priv;
534
535 if (!priv->gpu)
536 return -EINVAL;
537
538 /* Only supported if per-process address space is supported: */
539 if (priv->gpu->aspace == ctx->aspace)
540 return -EOPNOTSUPP;
541
542 if (should_fail(&fail_gem_iova, obj->size))
543 return -ENOMEM;
544
545 return msm_gem_set_iova(obj, ctx->aspace, iova);
546}
547
548static int msm_ioctl_gem_info_set_metadata(struct drm_gem_object *obj,
549 __user void *metadata,
550 u32 metadata_size)
551{
552 struct msm_gem_object *msm_obj = to_msm_bo(obj);
553 void *buf;
554 int ret;
555
556 /* Impose a moderate upper bound on metadata size: */
557 if (metadata_size > 128) {
558 return -EOVERFLOW;
559 }
560
561 /* Use a temporary buf to keep copy_from_user() outside of gem obj lock: */
562 buf = memdup_user(metadata, metadata_size);
563 if (IS_ERR(buf))
564 return PTR_ERR(buf);
565
566 ret = msm_gem_lock_interruptible(obj);
567 if (ret)
568 goto out;
569
570 msm_obj->metadata =
571 krealloc(msm_obj->metadata, metadata_size, GFP_KERNEL);
572 msm_obj->metadata_size = metadata_size;
573 memcpy(msm_obj->metadata, buf, metadata_size);
574
575 msm_gem_unlock(obj);
576
577out:
578 kfree(buf);
579
580 return ret;
581}
582
583static int msm_ioctl_gem_info_get_metadata(struct drm_gem_object *obj,
584 __user void *metadata,
585 u32 *metadata_size)
586{
587 struct msm_gem_object *msm_obj = to_msm_bo(obj);
588 void *buf;
589 int ret, len;
590
591 if (!metadata) {
592 /*
593 * Querying the size is inherently racey, but
594 * EXT_external_objects expects the app to confirm
595 * via device and driver UUIDs that the exporter and
596 * importer versions match. All we can do from the
597 * kernel side is check the length under obj lock
598 * when userspace tries to retrieve the metadata
599 */
600 *metadata_size = msm_obj->metadata_size;
601 return 0;
602 }
603
604 ret = msm_gem_lock_interruptible(obj);
605 if (ret)
606 return ret;
607
608 /* Avoid copy_to_user() under gem obj lock: */
609 len = msm_obj->metadata_size;
610 buf = kmemdup(msm_obj->metadata, len, GFP_KERNEL);
611
612 msm_gem_unlock(obj);
613
614 if (*metadata_size < len) {
615 ret = -ETOOSMALL;
616 } else if (copy_to_user(metadata, buf, len)) {
617 ret = -EFAULT;
618 } else {
619 *metadata_size = len;
620 }
621
622 kfree(buf);
623
624 return 0;
625}
626
627static int msm_ioctl_gem_info(struct drm_device *dev, void *data,
628 struct drm_file *file)
629{
630 struct drm_msm_gem_info *args = data;
631 struct drm_gem_object *obj;
632 struct msm_gem_object *msm_obj;
633 int i, ret = 0;
634
635 if (args->pad)
636 return -EINVAL;
637
638 switch (args->info) {
639 case MSM_INFO_GET_OFFSET:
640 case MSM_INFO_GET_IOVA:
641 case MSM_INFO_SET_IOVA:
642 case MSM_INFO_GET_FLAGS:
643 /* value returned as immediate, not pointer, so len==0: */
644 if (args->len)
645 return -EINVAL;
646 break;
647 case MSM_INFO_SET_NAME:
648 case MSM_INFO_GET_NAME:
649 case MSM_INFO_SET_METADATA:
650 case MSM_INFO_GET_METADATA:
651 break;
652 default:
653 return -EINVAL;
654 }
655
656 obj = drm_gem_object_lookup(file, args->handle);
657 if (!obj)
658 return -ENOENT;
659
660 msm_obj = to_msm_bo(obj);
661
662 switch (args->info) {
663 case MSM_INFO_GET_OFFSET:
664 args->value = msm_gem_mmap_offset(obj);
665 break;
666 case MSM_INFO_GET_IOVA:
667 ret = msm_ioctl_gem_info_iova(dev, file, obj, &args->value);
668 break;
669 case MSM_INFO_SET_IOVA:
670 ret = msm_ioctl_gem_info_set_iova(dev, file, obj, args->value);
671 break;
672 case MSM_INFO_GET_FLAGS:
673 if (obj->import_attach) {
674 ret = -EINVAL;
675 break;
676 }
677 /* Hide internal kernel-only flags: */
678 args->value = to_msm_bo(obj)->flags & MSM_BO_FLAGS;
679 ret = 0;
680 break;
681 case MSM_INFO_SET_NAME:
682 /* length check should leave room for terminating null: */
683 if (args->len >= sizeof(msm_obj->name)) {
684 ret = -EINVAL;
685 break;
686 }
687 if (copy_from_user(msm_obj->name, u64_to_user_ptr(args->value),
688 args->len)) {
689 msm_obj->name[0] = '\0';
690 ret = -EFAULT;
691 break;
692 }
693 msm_obj->name[args->len] = '\0';
694 for (i = 0; i < args->len; i++) {
695 if (!isprint(msm_obj->name[i])) {
696 msm_obj->name[i] = '\0';
697 break;
698 }
699 }
700 break;
701 case MSM_INFO_GET_NAME:
702 if (args->value && (args->len < strlen(msm_obj->name))) {
703 ret = -ETOOSMALL;
704 break;
705 }
706 args->len = strlen(msm_obj->name);
707 if (args->value) {
708 if (copy_to_user(u64_to_user_ptr(args->value),
709 msm_obj->name, args->len))
710 ret = -EFAULT;
711 }
712 break;
713 case MSM_INFO_SET_METADATA:
714 ret = msm_ioctl_gem_info_set_metadata(
715 obj, u64_to_user_ptr(args->value), args->len);
716 break;
717 case MSM_INFO_GET_METADATA:
718 ret = msm_ioctl_gem_info_get_metadata(
719 obj, u64_to_user_ptr(args->value), &args->len);
720 break;
721 }
722
723 drm_gem_object_put(obj);
724
725 return ret;
726}
727
728static int wait_fence(struct msm_gpu_submitqueue *queue, uint32_t fence_id,
729 ktime_t timeout, uint32_t flags)
730{
731 struct dma_fence *fence;
732 int ret;
733
734 if (fence_after(fence_id, queue->last_fence)) {
735 DRM_ERROR_RATELIMITED("waiting on invalid fence: %u (of %u)\n",
736 fence_id, queue->last_fence);
737 return -EINVAL;
738 }
739
740 /*
741 * Map submitqueue scoped "seqno" (which is actually an idr key)
742 * back to underlying dma-fence
743 *
744 * The fence is removed from the fence_idr when the submit is
745 * retired, so if the fence is not found it means there is nothing
746 * to wait for
747 */
748 spin_lock(&queue->idr_lock);
749 fence = idr_find(&queue->fence_idr, fence_id);
750 if (fence)
751 fence = dma_fence_get_rcu(fence);
752 spin_unlock(&queue->idr_lock);
753
754 if (!fence)
755 return 0;
756
757 if (flags & MSM_WAIT_FENCE_BOOST)
758 dma_fence_set_deadline(fence, ktime_get());
759
760 ret = dma_fence_wait_timeout(fence, true, timeout_to_jiffies(&timeout));
761 if (ret == 0) {
762 ret = -ETIMEDOUT;
763 } else if (ret != -ERESTARTSYS) {
764 ret = 0;
765 }
766
767 dma_fence_put(fence);
768
769 return ret;
770}
771
772static int msm_ioctl_wait_fence(struct drm_device *dev, void *data,
773 struct drm_file *file)
774{
775 struct msm_drm_private *priv = dev->dev_private;
776 struct drm_msm_wait_fence *args = data;
777 struct msm_gpu_submitqueue *queue;
778 int ret;
779
780 if (args->flags & ~MSM_WAIT_FENCE_FLAGS) {
781 DRM_ERROR("invalid flags: %08x\n", args->flags);
782 return -EINVAL;
783 }
784
785 if (!priv->gpu)
786 return 0;
787
788 queue = msm_submitqueue_get(file->driver_priv, args->queueid);
789 if (!queue)
790 return -ENOENT;
791
792 ret = wait_fence(queue, args->fence, to_ktime(args->timeout), args->flags);
793
794 msm_submitqueue_put(queue);
795
796 return ret;
797}
798
799static int msm_ioctl_gem_madvise(struct drm_device *dev, void *data,
800 struct drm_file *file)
801{
802 struct drm_msm_gem_madvise *args = data;
803 struct drm_gem_object *obj;
804 int ret;
805
806 switch (args->madv) {
807 case MSM_MADV_DONTNEED:
808 case MSM_MADV_WILLNEED:
809 break;
810 default:
811 return -EINVAL;
812 }
813
814 obj = drm_gem_object_lookup(file, args->handle);
815 if (!obj) {
816 return -ENOENT;
817 }
818
819 ret = msm_gem_madvise(obj, args->madv);
820 if (ret >= 0) {
821 args->retained = ret;
822 ret = 0;
823 }
824
825 drm_gem_object_put(obj);
826
827 return ret;
828}
829
830
831static int msm_ioctl_submitqueue_new(struct drm_device *dev, void *data,
832 struct drm_file *file)
833{
834 struct drm_msm_submitqueue *args = data;
835
836 if (args->flags & ~MSM_SUBMITQUEUE_FLAGS)
837 return -EINVAL;
838
839 return msm_submitqueue_create(dev, file->driver_priv, args->prio,
840 args->flags, &args->id);
841}
842
843static int msm_ioctl_submitqueue_query(struct drm_device *dev, void *data,
844 struct drm_file *file)
845{
846 return msm_submitqueue_query(dev, file->driver_priv, data);
847}
848
849static int msm_ioctl_submitqueue_close(struct drm_device *dev, void *data,
850 struct drm_file *file)
851{
852 u32 id = *(u32 *) data;
853
854 return msm_submitqueue_remove(file->driver_priv, id);
855}
856
857static const struct drm_ioctl_desc msm_ioctls[] = {
858 DRM_IOCTL_DEF_DRV(MSM_GET_PARAM, msm_ioctl_get_param, DRM_RENDER_ALLOW),
859 DRM_IOCTL_DEF_DRV(MSM_SET_PARAM, msm_ioctl_set_param, DRM_RENDER_ALLOW),
860 DRM_IOCTL_DEF_DRV(MSM_GEM_NEW, msm_ioctl_gem_new, DRM_RENDER_ALLOW),
861 DRM_IOCTL_DEF_DRV(MSM_GEM_INFO, msm_ioctl_gem_info, DRM_RENDER_ALLOW),
862 DRM_IOCTL_DEF_DRV(MSM_GEM_CPU_PREP, msm_ioctl_gem_cpu_prep, DRM_RENDER_ALLOW),
863 DRM_IOCTL_DEF_DRV(MSM_GEM_CPU_FINI, msm_ioctl_gem_cpu_fini, DRM_RENDER_ALLOW),
864 DRM_IOCTL_DEF_DRV(MSM_GEM_SUBMIT, msm_ioctl_gem_submit, DRM_RENDER_ALLOW),
865 DRM_IOCTL_DEF_DRV(MSM_WAIT_FENCE, msm_ioctl_wait_fence, DRM_RENDER_ALLOW),
866 DRM_IOCTL_DEF_DRV(MSM_GEM_MADVISE, msm_ioctl_gem_madvise, DRM_RENDER_ALLOW),
867 DRM_IOCTL_DEF_DRV(MSM_SUBMITQUEUE_NEW, msm_ioctl_submitqueue_new, DRM_RENDER_ALLOW),
868 DRM_IOCTL_DEF_DRV(MSM_SUBMITQUEUE_CLOSE, msm_ioctl_submitqueue_close, DRM_RENDER_ALLOW),
869 DRM_IOCTL_DEF_DRV(MSM_SUBMITQUEUE_QUERY, msm_ioctl_submitqueue_query, DRM_RENDER_ALLOW),
870};
871
872static void msm_show_fdinfo(struct drm_printer *p, struct drm_file *file)
873{
874 struct drm_device *dev = file->minor->dev;
875 struct msm_drm_private *priv = dev->dev_private;
876
877 if (!priv->gpu)
878 return;
879
880 msm_gpu_show_fdinfo(priv->gpu, file->driver_priv, p);
881
882 drm_show_memory_stats(p, file);
883}
884
885static const struct file_operations fops = {
886 .owner = THIS_MODULE,
887 DRM_GEM_FOPS,
888 .show_fdinfo = drm_show_fdinfo,
889};
890
891static const struct drm_driver msm_driver = {
892 .driver_features = DRIVER_GEM |
893 DRIVER_RENDER |
894 DRIVER_ATOMIC |
895 DRIVER_MODESET |
896 DRIVER_SYNCOBJ,
897 .open = msm_open,
898 .postclose = msm_postclose,
899 .dumb_create = msm_gem_dumb_create,
900 .dumb_map_offset = msm_gem_dumb_map_offset,
901 .gem_prime_import_sg_table = msm_gem_prime_import_sg_table,
902#ifdef CONFIG_DEBUG_FS
903 .debugfs_init = msm_debugfs_init,
904#endif
905 .show_fdinfo = msm_show_fdinfo,
906 .ioctls = msm_ioctls,
907 .num_ioctls = ARRAY_SIZE(msm_ioctls),
908 .fops = &fops,
909 .name = "msm",
910 .desc = "MSM Snapdragon DRM",
911 .date = "20130625",
912 .major = MSM_VERSION_MAJOR,
913 .minor = MSM_VERSION_MINOR,
914 .patchlevel = MSM_VERSION_PATCHLEVEL,
915};
916
917/*
918 * Componentized driver support:
919 */
920
921/*
922 * Identify what components need to be added by parsing what remote-endpoints
923 * our MDP output ports are connected to. In the case of LVDS on MDP4, there
924 * is no external component that we need to add since LVDS is within MDP4
925 * itself.
926 */
927static int add_components_mdp(struct device *master_dev,
928 struct component_match **matchptr)
929{
930 struct device_node *np = master_dev->of_node;
931 struct device_node *ep_node;
932
933 for_each_endpoint_of_node(np, ep_node) {
934 struct device_node *intf;
935 struct of_endpoint ep;
936 int ret;
937
938 ret = of_graph_parse_endpoint(ep_node, &ep);
939 if (ret) {
940 DRM_DEV_ERROR(master_dev, "unable to parse port endpoint\n");
941 of_node_put(ep_node);
942 return ret;
943 }
944
945 /*
946 * The LCDC/LVDS port on MDP4 is a speacial case where the
947 * remote-endpoint isn't a component that we need to add
948 */
949 if (of_device_is_compatible(np, "qcom,mdp4") &&
950 ep.port == 0)
951 continue;
952
953 /*
954 * It's okay if some of the ports don't have a remote endpoint
955 * specified. It just means that the port isn't connected to
956 * any external interface.
957 */
958 intf = of_graph_get_remote_port_parent(ep_node);
959 if (!intf)
960 continue;
961
962 if (of_device_is_available(intf))
963 drm_of_component_match_add(master_dev, matchptr,
964 component_compare_of, intf);
965
966 of_node_put(intf);
967 }
968
969 return 0;
970}
971
972/*
973 * We don't know what's the best binding to link the gpu with the drm device.
974 * Fow now, we just hunt for all the possible gpus that we support, and add them
975 * as components.
976 */
977static const struct of_device_id msm_gpu_match[] = {
978 { .compatible = "qcom,adreno" },
979 { .compatible = "qcom,adreno-3xx" },
980 { .compatible = "amd,imageon" },
981 { .compatible = "qcom,kgsl-3d0" },
982 { },
983};
984
985static int add_gpu_components(struct device *dev,
986 struct component_match **matchptr)
987{
988 struct device_node *np;
989
990 np = of_find_matching_node(NULL, msm_gpu_match);
991 if (!np)
992 return 0;
993
994 if (of_device_is_available(np))
995 drm_of_component_match_add(dev, matchptr, component_compare_of, np);
996
997 of_node_put(np);
998
999 return 0;
1000}
1001
1002static int msm_drm_bind(struct device *dev)
1003{
1004 return msm_drm_init(dev, &msm_driver);
1005}
1006
1007static void msm_drm_unbind(struct device *dev)
1008{
1009 msm_drm_uninit(dev);
1010}
1011
1012const struct component_master_ops msm_drm_ops = {
1013 .bind = msm_drm_bind,
1014 .unbind = msm_drm_unbind,
1015};
1016
1017int msm_drv_probe(struct device *master_dev,
1018 int (*kms_init)(struct drm_device *dev),
1019 struct msm_kms *kms)
1020{
1021 struct msm_drm_private *priv;
1022 struct component_match *match = NULL;
1023 int ret;
1024
1025 priv = devm_kzalloc(master_dev, sizeof(*priv), GFP_KERNEL);
1026 if (!priv)
1027 return -ENOMEM;
1028
1029 priv->kms = kms;
1030 priv->kms_init = kms_init;
1031 dev_set_drvdata(master_dev, priv);
1032
1033 /* Add mdp components if we have KMS. */
1034 if (kms_init) {
1035 ret = add_components_mdp(master_dev, &match);
1036 if (ret)
1037 return ret;
1038 }
1039
1040 ret = add_gpu_components(master_dev, &match);
1041 if (ret)
1042 return ret;
1043
1044 /* on all devices that I am aware of, iommu's which can map
1045 * any address the cpu can see are used:
1046 */
1047 ret = dma_set_mask_and_coherent(master_dev, ~0);
1048 if (ret)
1049 return ret;
1050
1051 ret = component_master_add_with_match(master_dev, &msm_drm_ops, match);
1052 if (ret)
1053 return ret;
1054
1055 return 0;
1056}
1057
1058/*
1059 * Platform driver:
1060 * Used only for headlesss GPU instances
1061 */
1062
1063static int msm_pdev_probe(struct platform_device *pdev)
1064{
1065 return msm_drv_probe(&pdev->dev, NULL, NULL);
1066}
1067
1068static void msm_pdev_remove(struct platform_device *pdev)
1069{
1070 component_master_del(&pdev->dev, &msm_drm_ops);
1071}
1072
1073static struct platform_driver msm_platform_driver = {
1074 .probe = msm_pdev_probe,
1075 .remove_new = msm_pdev_remove,
1076 .driver = {
1077 .name = "msm",
1078 },
1079};
1080
1081static int __init msm_drm_register(void)
1082{
1083 if (!modeset)
1084 return -EINVAL;
1085
1086 DBG("init");
1087 msm_mdp_register();
1088 msm_dpu_register();
1089 msm_dsi_register();
1090 msm_hdmi_register();
1091 msm_dp_register();
1092 adreno_register();
1093 msm_mdp4_register();
1094 msm_mdss_register();
1095 return platform_driver_register(&msm_platform_driver);
1096}
1097
1098static void __exit msm_drm_unregister(void)
1099{
1100 DBG("fini");
1101 platform_driver_unregister(&msm_platform_driver);
1102 msm_mdss_unregister();
1103 msm_mdp4_unregister();
1104 msm_dp_unregister();
1105 msm_hdmi_unregister();
1106 adreno_unregister();
1107 msm_dsi_unregister();
1108 msm_mdp_unregister();
1109 msm_dpu_unregister();
1110}
1111
1112module_init(msm_drm_register);
1113module_exit(msm_drm_unregister);
1114
1115MODULE_AUTHOR("Rob Clark <robdclark@gmail.com");
1116MODULE_DESCRIPTION("MSM DRM Driver");
1117MODULE_LICENSE("GPL");