Loading...
1/*
2 * Copyright (C) 2013 Red Hat
3 * Author: Rob Clark <robdclark@gmail.com>
4 *
5 * Copyright (c) 2014 The Linux Foundation. All rights reserved.
6 *
7 * This program is free software; you can redistribute it and/or modify it
8 * under the terms of the GNU General Public License version 2 as published by
9 * the Free Software Foundation.
10 *
11 * This program is distributed in the hope that it will be useful, but WITHOUT
12 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
14 * more details.
15 *
16 * You should have received a copy of the GNU General Public License along with
17 * this program. If not, see <http://www.gnu.org/licenses/>.
18 */
19
20#ifndef __ADRENO_GPU_H__
21#define __ADRENO_GPU_H__
22
23#include <linux/firmware.h>
24
25#include "msm_gpu.h"
26
27#include "adreno_common.xml.h"
28#include "adreno_pm4.xml.h"
29
30#define REG_ADRENO_DEFINE(_offset, _reg) [_offset] = (_reg) + 1
31/**
32 * adreno_regs: List of registers that are used in across all
33 * 3D devices. Each device type has different offset value for the same
34 * register, so an array of register offsets are declared for every device
35 * and are indexed by the enumeration values defined in this enum
36 */
37enum adreno_regs {
38 REG_ADRENO_CP_DEBUG,
39 REG_ADRENO_CP_ME_RAM_WADDR,
40 REG_ADRENO_CP_ME_RAM_DATA,
41 REG_ADRENO_CP_PFP_UCODE_DATA,
42 REG_ADRENO_CP_PFP_UCODE_ADDR,
43 REG_ADRENO_CP_WFI_PEND_CTR,
44 REG_ADRENO_CP_RB_BASE,
45 REG_ADRENO_CP_RB_RPTR_ADDR,
46 REG_ADRENO_CP_RB_RPTR,
47 REG_ADRENO_CP_RB_WPTR,
48 REG_ADRENO_CP_PROTECT_CTRL,
49 REG_ADRENO_CP_ME_CNTL,
50 REG_ADRENO_CP_RB_CNTL,
51 REG_ADRENO_CP_IB1_BASE,
52 REG_ADRENO_CP_IB1_BUFSZ,
53 REG_ADRENO_CP_IB2_BASE,
54 REG_ADRENO_CP_IB2_BUFSZ,
55 REG_ADRENO_CP_TIMESTAMP,
56 REG_ADRENO_CP_ME_RAM_RADDR,
57 REG_ADRENO_CP_ROQ_ADDR,
58 REG_ADRENO_CP_ROQ_DATA,
59 REG_ADRENO_CP_MERCIU_ADDR,
60 REG_ADRENO_CP_MERCIU_DATA,
61 REG_ADRENO_CP_MERCIU_DATA2,
62 REG_ADRENO_CP_MEQ_ADDR,
63 REG_ADRENO_CP_MEQ_DATA,
64 REG_ADRENO_CP_HW_FAULT,
65 REG_ADRENO_CP_PROTECT_STATUS,
66 REG_ADRENO_SCRATCH_ADDR,
67 REG_ADRENO_SCRATCH_UMSK,
68 REG_ADRENO_SCRATCH_REG2,
69 REG_ADRENO_RBBM_STATUS,
70 REG_ADRENO_RBBM_PERFCTR_CTL,
71 REG_ADRENO_RBBM_PERFCTR_LOAD_CMD0,
72 REG_ADRENO_RBBM_PERFCTR_LOAD_CMD1,
73 REG_ADRENO_RBBM_PERFCTR_LOAD_CMD2,
74 REG_ADRENO_RBBM_PERFCTR_PWR_1_LO,
75 REG_ADRENO_RBBM_INT_0_MASK,
76 REG_ADRENO_RBBM_INT_0_STATUS,
77 REG_ADRENO_RBBM_AHB_ERROR_STATUS,
78 REG_ADRENO_RBBM_PM_OVERRIDE2,
79 REG_ADRENO_RBBM_AHB_CMD,
80 REG_ADRENO_RBBM_INT_CLEAR_CMD,
81 REG_ADRENO_RBBM_SW_RESET_CMD,
82 REG_ADRENO_RBBM_CLOCK_CTL,
83 REG_ADRENO_RBBM_AHB_ME_SPLIT_STATUS,
84 REG_ADRENO_RBBM_AHB_PFP_SPLIT_STATUS,
85 REG_ADRENO_VPC_DEBUG_RAM_SEL,
86 REG_ADRENO_VPC_DEBUG_RAM_READ,
87 REG_ADRENO_VSC_SIZE_ADDRESS,
88 REG_ADRENO_VFD_CONTROL_0,
89 REG_ADRENO_VFD_INDEX_MAX,
90 REG_ADRENO_SP_VS_PVT_MEM_ADDR_REG,
91 REG_ADRENO_SP_FS_PVT_MEM_ADDR_REG,
92 REG_ADRENO_SP_VS_OBJ_START_REG,
93 REG_ADRENO_SP_FS_OBJ_START_REG,
94 REG_ADRENO_PA_SC_AA_CONFIG,
95 REG_ADRENO_SQ_GPR_MANAGEMENT,
96 REG_ADRENO_SQ_INST_STORE_MANAGMENT,
97 REG_ADRENO_TP0_CHICKEN,
98 REG_ADRENO_RBBM_RBBM_CTL,
99 REG_ADRENO_UCHE_INVALIDATE0,
100 REG_ADRENO_RBBM_PERFCTR_LOAD_VALUE_LO,
101 REG_ADRENO_RBBM_PERFCTR_LOAD_VALUE_HI,
102 REG_ADRENO_REGISTER_MAX,
103};
104
105struct adreno_rev {
106 uint8_t core;
107 uint8_t major;
108 uint8_t minor;
109 uint8_t patchid;
110};
111
112#define ADRENO_REV(core, major, minor, patchid) \
113 ((struct adreno_rev){ core, major, minor, patchid })
114
115struct adreno_gpu_funcs {
116 struct msm_gpu_funcs base;
117 int (*get_timestamp)(struct msm_gpu *gpu, uint64_t *value);
118};
119
120struct adreno_info {
121 struct adreno_rev rev;
122 uint32_t revn;
123 const char *name;
124 const char *pm4fw, *pfpfw;
125 uint32_t gmem;
126 struct msm_gpu *(*init)(struct drm_device *dev);
127};
128
129const struct adreno_info *adreno_info(struct adreno_rev rev);
130
131struct adreno_rbmemptrs {
132 volatile uint32_t rptr;
133 volatile uint32_t wptr;
134 volatile uint32_t fence;
135};
136
137struct adreno_gpu {
138 struct msm_gpu base;
139 struct adreno_rev rev;
140 const struct adreno_info *info;
141 uint32_t gmem; /* actual gmem size */
142 uint32_t revn; /* numeric revision name */
143 const struct adreno_gpu_funcs *funcs;
144
145 /* interesting register offsets to dump: */
146 const unsigned int *registers;
147
148 /* firmware: */
149 const struct firmware *pm4, *pfp;
150
151 /* ringbuffer rptr/wptr: */
152 // TODO should this be in msm_ringbuffer? I think it would be
153 // different for z180..
154 struct adreno_rbmemptrs *memptrs;
155 struct drm_gem_object *memptrs_bo;
156 uint32_t memptrs_iova;
157
158 /*
159 * Register offsets are different between some GPUs.
160 * GPU specific offsets will be exported by GPU specific
161 * code (a3xx_gpu.c) and stored in this common location.
162 */
163 const unsigned int *reg_offsets;
164};
165#define to_adreno_gpu(x) container_of(x, struct adreno_gpu, base)
166
167/* platform config data (ie. from DT, or pdata) */
168struct adreno_platform_config {
169 struct adreno_rev rev;
170 uint32_t fast_rate, slow_rate, bus_freq;
171#ifdef DOWNSTREAM_CONFIG_MSM_BUS_SCALING
172 struct msm_bus_scale_pdata *bus_scale_table;
173#endif
174};
175
176#define ADRENO_IDLE_TIMEOUT msecs_to_jiffies(1000)
177
178#define spin_until(X) ({ \
179 int __ret = -ETIMEDOUT; \
180 unsigned long __t = jiffies + ADRENO_IDLE_TIMEOUT; \
181 do { \
182 if (X) { \
183 __ret = 0; \
184 break; \
185 } \
186 } while (time_before(jiffies, __t)); \
187 __ret; \
188})
189
190
191static inline bool adreno_is_a3xx(struct adreno_gpu *gpu)
192{
193 return (gpu->revn >= 300) && (gpu->revn < 400);
194}
195
196static inline bool adreno_is_a305(struct adreno_gpu *gpu)
197{
198 return gpu->revn == 305;
199}
200
201static inline bool adreno_is_a306(struct adreno_gpu *gpu)
202{
203 /* yes, 307, because a305c is 306 */
204 return gpu->revn == 307;
205}
206
207static inline bool adreno_is_a320(struct adreno_gpu *gpu)
208{
209 return gpu->revn == 320;
210}
211
212static inline bool adreno_is_a330(struct adreno_gpu *gpu)
213{
214 return gpu->revn == 330;
215}
216
217static inline bool adreno_is_a330v2(struct adreno_gpu *gpu)
218{
219 return adreno_is_a330(gpu) && (gpu->rev.patchid > 0);
220}
221
222static inline bool adreno_is_a4xx(struct adreno_gpu *gpu)
223{
224 return (gpu->revn >= 400) && (gpu->revn < 500);
225}
226
227static inline int adreno_is_a420(struct adreno_gpu *gpu)
228{
229 return gpu->revn == 420;
230}
231
232static inline int adreno_is_a430(struct adreno_gpu *gpu)
233{
234 return gpu->revn == 430;
235}
236
237int adreno_get_param(struct msm_gpu *gpu, uint32_t param, uint64_t *value);
238int adreno_hw_init(struct msm_gpu *gpu);
239uint32_t adreno_last_fence(struct msm_gpu *gpu);
240void adreno_recover(struct msm_gpu *gpu);
241int adreno_submit(struct msm_gpu *gpu, struct msm_gem_submit *submit,
242 struct msm_file_private *ctx);
243void adreno_flush(struct msm_gpu *gpu);
244void adreno_idle(struct msm_gpu *gpu);
245#ifdef CONFIG_DEBUG_FS
246void adreno_show(struct msm_gpu *gpu, struct seq_file *m);
247#endif
248void adreno_dump_info(struct msm_gpu *gpu);
249void adreno_dump(struct msm_gpu *gpu);
250void adreno_wait_ring(struct msm_gpu *gpu, uint32_t ndwords);
251
252int adreno_gpu_init(struct drm_device *drm, struct platform_device *pdev,
253 struct adreno_gpu *gpu, const struct adreno_gpu_funcs *funcs);
254void adreno_gpu_cleanup(struct adreno_gpu *gpu);
255
256
257/* ringbuffer helpers (the parts that are adreno specific) */
258
259static inline void
260OUT_PKT0(struct msm_ringbuffer *ring, uint16_t regindx, uint16_t cnt)
261{
262 adreno_wait_ring(ring->gpu, cnt+1);
263 OUT_RING(ring, CP_TYPE0_PKT | ((cnt-1) << 16) | (regindx & 0x7FFF));
264}
265
266/* no-op packet: */
267static inline void
268OUT_PKT2(struct msm_ringbuffer *ring)
269{
270 adreno_wait_ring(ring->gpu, 1);
271 OUT_RING(ring, CP_TYPE2_PKT);
272}
273
274static inline void
275OUT_PKT3(struct msm_ringbuffer *ring, uint8_t opcode, uint16_t cnt)
276{
277 adreno_wait_ring(ring->gpu, cnt+1);
278 OUT_RING(ring, CP_TYPE3_PKT | ((cnt-1) << 16) | ((opcode & 0xFF) << 8));
279}
280
281/*
282 * adreno_checkreg_off() - Checks the validity of a register enum
283 * @gpu: Pointer to struct adreno_gpu
284 * @offset_name: The register enum that is checked
285 */
286static inline bool adreno_reg_check(struct adreno_gpu *gpu,
287 enum adreno_regs offset_name)
288{
289 if (offset_name >= REG_ADRENO_REGISTER_MAX ||
290 !gpu->reg_offsets[offset_name]) {
291 BUG();
292 }
293 return true;
294}
295
296static inline u32 adreno_gpu_read(struct adreno_gpu *gpu,
297 enum adreno_regs offset_name)
298{
299 u32 reg = gpu->reg_offsets[offset_name];
300 u32 val = 0;
301 if(adreno_reg_check(gpu,offset_name))
302 val = gpu_read(&gpu->base, reg - 1);
303 return val;
304}
305
306static inline void adreno_gpu_write(struct adreno_gpu *gpu,
307 enum adreno_regs offset_name, u32 data)
308{
309 u32 reg = gpu->reg_offsets[offset_name];
310 if(adreno_reg_check(gpu, offset_name))
311 gpu_write(&gpu->base, reg - 1, data);
312}
313
314#endif /* __ADRENO_GPU_H__ */
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Copyright (C) 2013 Red Hat
4 * Author: Rob Clark <robdclark@gmail.com>
5 *
6 * Copyright (c) 2014,2017, 2019 The Linux Foundation. All rights reserved.
7 */
8
9#ifndef __ADRENO_GPU_H__
10#define __ADRENO_GPU_H__
11
12#include <linux/firmware.h>
13#include <linux/iopoll.h>
14
15#include "msm_gpu.h"
16
17#include "adreno_common.xml.h"
18#include "adreno_pm4.xml.h"
19
20extern bool snapshot_debugbus;
21extern bool allow_vram_carveout;
22
23enum {
24 ADRENO_FW_PM4 = 0,
25 ADRENO_FW_SQE = 0, /* a6xx */
26 ADRENO_FW_PFP = 1,
27 ADRENO_FW_GMU = 1, /* a6xx */
28 ADRENO_FW_GPMU = 2,
29 ADRENO_FW_MAX,
30};
31
32#define ADRENO_QUIRK_TWO_PASS_USE_WFI BIT(0)
33#define ADRENO_QUIRK_FAULT_DETECT_MASK BIT(1)
34#define ADRENO_QUIRK_LMLOADKILL_DISABLE BIT(2)
35
36struct adreno_rev {
37 uint8_t core;
38 uint8_t major;
39 uint8_t minor;
40 uint8_t patchid;
41};
42
43#define ANY_ID 0xff
44
45#define ADRENO_REV(core, major, minor, patchid) \
46 ((struct adreno_rev){ core, major, minor, patchid })
47
48struct adreno_gpu_funcs {
49 struct msm_gpu_funcs base;
50 int (*get_timestamp)(struct msm_gpu *gpu, uint64_t *value);
51};
52
53struct adreno_reglist {
54 u32 offset;
55 u32 value;
56};
57
58extern const struct adreno_reglist a615_hwcg[], a630_hwcg[], a640_hwcg[], a650_hwcg[], a660_hwcg[];
59
60struct adreno_info {
61 struct adreno_rev rev;
62 uint32_t revn;
63 const char *name;
64 const char *fw[ADRENO_FW_MAX];
65 uint32_t gmem;
66 u64 quirks;
67 struct msm_gpu *(*init)(struct drm_device *dev);
68 const char *zapfw;
69 u32 inactive_period;
70 const struct adreno_reglist *hwcg;
71 u64 address_space_size;
72};
73
74const struct adreno_info *adreno_info(struct adreno_rev rev);
75
76struct adreno_gpu {
77 struct msm_gpu base;
78 struct adreno_rev rev;
79 const struct adreno_info *info;
80 uint32_t gmem; /* actual gmem size */
81 uint32_t revn; /* numeric revision name */
82 uint16_t speedbin;
83 const struct adreno_gpu_funcs *funcs;
84
85 /* interesting register offsets to dump: */
86 const unsigned int *registers;
87
88 /*
89 * Are we loading fw from legacy path? Prior to addition
90 * of gpu firmware to linux-firmware, the fw files were
91 * placed in toplevel firmware directory, following qcom's
92 * android kernel. But linux-firmware preferred they be
93 * placed in a 'qcom' subdirectory.
94 *
95 * For backwards compatibility, we try first to load from
96 * the new path, using request_firmware_direct() to avoid
97 * any potential timeout waiting for usermode helper, then
98 * fall back to the old path (with direct load). And
99 * finally fall back to request_firmware() with the new
100 * path to allow the usermode helper.
101 */
102 enum {
103 FW_LOCATION_UNKNOWN = 0,
104 FW_LOCATION_NEW, /* /lib/firmware/qcom/$fwfile */
105 FW_LOCATION_LEGACY, /* /lib/firmware/$fwfile */
106 FW_LOCATION_HELPER,
107 } fwloc;
108
109 /* firmware: */
110 const struct firmware *fw[ADRENO_FW_MAX];
111
112 /*
113 * Register offsets are different between some GPUs.
114 * GPU specific offsets will be exported by GPU specific
115 * code (a3xx_gpu.c) and stored in this common location.
116 */
117 const unsigned int *reg_offsets;
118};
119#define to_adreno_gpu(x) container_of(x, struct adreno_gpu, base)
120
121struct adreno_ocmem {
122 struct ocmem *ocmem;
123 unsigned long base;
124 void *hdl;
125};
126
127/* platform config data (ie. from DT, or pdata) */
128struct adreno_platform_config {
129 struct adreno_rev rev;
130};
131
132#define ADRENO_IDLE_TIMEOUT msecs_to_jiffies(1000)
133
134#define spin_until(X) ({ \
135 int __ret = -ETIMEDOUT; \
136 unsigned long __t = jiffies + ADRENO_IDLE_TIMEOUT; \
137 do { \
138 if (X) { \
139 __ret = 0; \
140 break; \
141 } \
142 } while (time_before(jiffies, __t)); \
143 __ret; \
144})
145
146bool adreno_cmp_rev(struct adreno_rev rev1, struct adreno_rev rev2);
147
148static inline bool adreno_is_a2xx(struct adreno_gpu *gpu)
149{
150 return (gpu->revn < 300);
151}
152
153static inline bool adreno_is_a20x(struct adreno_gpu *gpu)
154{
155 return (gpu->revn < 210);
156}
157
158static inline bool adreno_is_a225(struct adreno_gpu *gpu)
159{
160 return gpu->revn == 225;
161}
162
163static inline bool adreno_is_a305(struct adreno_gpu *gpu)
164{
165 return gpu->revn == 305;
166}
167
168static inline bool adreno_is_a306(struct adreno_gpu *gpu)
169{
170 /* yes, 307, because a305c is 306 */
171 return gpu->revn == 307;
172}
173
174static inline bool adreno_is_a320(struct adreno_gpu *gpu)
175{
176 return gpu->revn == 320;
177}
178
179static inline bool adreno_is_a330(struct adreno_gpu *gpu)
180{
181 return gpu->revn == 330;
182}
183
184static inline bool adreno_is_a330v2(struct adreno_gpu *gpu)
185{
186 return adreno_is_a330(gpu) && (gpu->rev.patchid > 0);
187}
188
189static inline int adreno_is_a405(struct adreno_gpu *gpu)
190{
191 return gpu->revn == 405;
192}
193
194static inline int adreno_is_a420(struct adreno_gpu *gpu)
195{
196 return gpu->revn == 420;
197}
198
199static inline int adreno_is_a430(struct adreno_gpu *gpu)
200{
201 return gpu->revn == 430;
202}
203
204static inline int adreno_is_a506(struct adreno_gpu *gpu)
205{
206 return gpu->revn == 506;
207}
208
209static inline int adreno_is_a508(struct adreno_gpu *gpu)
210{
211 return gpu->revn == 508;
212}
213
214static inline int adreno_is_a509(struct adreno_gpu *gpu)
215{
216 return gpu->revn == 509;
217}
218
219static inline int adreno_is_a510(struct adreno_gpu *gpu)
220{
221 return gpu->revn == 510;
222}
223
224static inline int adreno_is_a512(struct adreno_gpu *gpu)
225{
226 return gpu->revn == 512;
227}
228
229static inline int adreno_is_a530(struct adreno_gpu *gpu)
230{
231 return gpu->revn == 530;
232}
233
234static inline int adreno_is_a540(struct adreno_gpu *gpu)
235{
236 return gpu->revn == 540;
237}
238
239static inline int adreno_is_a618(struct adreno_gpu *gpu)
240{
241 return gpu->revn == 618;
242}
243
244static inline int adreno_is_a619(struct adreno_gpu *gpu)
245{
246 return gpu->revn == 619;
247}
248
249static inline int adreno_is_a630(struct adreno_gpu *gpu)
250{
251 return gpu->revn == 630;
252}
253
254static inline int adreno_is_a640_family(struct adreno_gpu *gpu)
255{
256 return (gpu->revn == 640) || (gpu->revn == 680);
257}
258
259static inline int adreno_is_a650(struct adreno_gpu *gpu)
260{
261 return gpu->revn == 650;
262}
263
264static inline int adreno_is_7c3(struct adreno_gpu *gpu)
265{
266 /* The order of args is important here to handle ANY_ID correctly */
267 return adreno_cmp_rev(ADRENO_REV(6, 3, 5, ANY_ID), gpu->rev);
268}
269
270static inline int adreno_is_a660(struct adreno_gpu *gpu)
271{
272 return gpu->revn == 660;
273}
274
275/* check for a615, a616, a618, a619 or any derivatives */
276static inline int adreno_is_a615_family(struct adreno_gpu *gpu)
277{
278 return gpu->revn == 615 || gpu->revn == 616 || gpu->revn == 618 || gpu->revn == 619;
279}
280
281static inline int adreno_is_a660_family(struct adreno_gpu *gpu)
282{
283 return adreno_is_a660(gpu) || adreno_is_7c3(gpu);
284}
285
286/* check for a650, a660, or any derivatives */
287static inline int adreno_is_a650_family(struct adreno_gpu *gpu)
288{
289 return gpu->revn == 650 || gpu->revn == 620 || adreno_is_a660_family(gpu);
290}
291
292u64 adreno_private_address_space_size(struct msm_gpu *gpu);
293int adreno_get_param(struct msm_gpu *gpu, struct msm_file_private *ctx,
294 uint32_t param, uint64_t *value, uint32_t *len);
295int adreno_set_param(struct msm_gpu *gpu, struct msm_file_private *ctx,
296 uint32_t param, uint64_t value, uint32_t len);
297const struct firmware *adreno_request_fw(struct adreno_gpu *adreno_gpu,
298 const char *fwname);
299struct drm_gem_object *adreno_fw_create_bo(struct msm_gpu *gpu,
300 const struct firmware *fw, u64 *iova);
301int adreno_hw_init(struct msm_gpu *gpu);
302void adreno_recover(struct msm_gpu *gpu);
303void adreno_flush(struct msm_gpu *gpu, struct msm_ringbuffer *ring, u32 reg);
304bool adreno_idle(struct msm_gpu *gpu, struct msm_ringbuffer *ring);
305#if defined(CONFIG_DEBUG_FS) || defined(CONFIG_DEV_COREDUMP)
306void adreno_show(struct msm_gpu *gpu, struct msm_gpu_state *state,
307 struct drm_printer *p);
308#endif
309void adreno_dump_info(struct msm_gpu *gpu);
310void adreno_dump(struct msm_gpu *gpu);
311void adreno_wait_ring(struct msm_ringbuffer *ring, uint32_t ndwords);
312struct msm_ringbuffer *adreno_active_ring(struct msm_gpu *gpu);
313
314int adreno_gpu_ocmem_init(struct device *dev, struct adreno_gpu *adreno_gpu,
315 struct adreno_ocmem *ocmem);
316void adreno_gpu_ocmem_cleanup(struct adreno_ocmem *ocmem);
317
318int adreno_gpu_init(struct drm_device *drm, struct platform_device *pdev,
319 struct adreno_gpu *gpu, const struct adreno_gpu_funcs *funcs,
320 int nr_rings);
321void adreno_gpu_cleanup(struct adreno_gpu *gpu);
322int adreno_load_fw(struct adreno_gpu *adreno_gpu);
323
324void adreno_gpu_state_destroy(struct msm_gpu_state *state);
325
326int adreno_gpu_state_get(struct msm_gpu *gpu, struct msm_gpu_state *state);
327int adreno_gpu_state_put(struct msm_gpu_state *state);
328void adreno_show_object(struct drm_printer *p, void **ptr, int len,
329 bool *encoded);
330
331/*
332 * Common helper function to initialize the default address space for arm-smmu
333 * attached targets
334 */
335struct msm_gem_address_space *
336adreno_create_address_space(struct msm_gpu *gpu,
337 struct platform_device *pdev);
338
339struct msm_gem_address_space *
340adreno_iommu_create_address_space(struct msm_gpu *gpu,
341 struct platform_device *pdev,
342 unsigned long quirks);
343
344int adreno_read_speedbin(struct device *dev, u32 *speedbin);
345
346/*
347 * For a5xx and a6xx targets load the zap shader that is used to pull the GPU
348 * out of secure mode
349 */
350int adreno_zap_shader_load(struct msm_gpu *gpu, u32 pasid);
351
352/* ringbuffer helpers (the parts that are adreno specific) */
353
354static inline void
355OUT_PKT0(struct msm_ringbuffer *ring, uint16_t regindx, uint16_t cnt)
356{
357 adreno_wait_ring(ring, cnt+1);
358 OUT_RING(ring, CP_TYPE0_PKT | ((cnt-1) << 16) | (regindx & 0x7FFF));
359}
360
361/* no-op packet: */
362static inline void
363OUT_PKT2(struct msm_ringbuffer *ring)
364{
365 adreno_wait_ring(ring, 1);
366 OUT_RING(ring, CP_TYPE2_PKT);
367}
368
369static inline void
370OUT_PKT3(struct msm_ringbuffer *ring, uint8_t opcode, uint16_t cnt)
371{
372 adreno_wait_ring(ring, cnt+1);
373 OUT_RING(ring, CP_TYPE3_PKT | ((cnt-1) << 16) | ((opcode & 0xFF) << 8));
374}
375
376static inline u32 PM4_PARITY(u32 val)
377{
378 return (0x9669 >> (0xF & (val ^
379 (val >> 4) ^ (val >> 8) ^ (val >> 12) ^
380 (val >> 16) ^ ((val) >> 20) ^ (val >> 24) ^
381 (val >> 28)))) & 1;
382}
383
384/* Maximum number of values that can be executed for one opcode */
385#define TYPE4_MAX_PAYLOAD 127
386
387#define PKT4(_reg, _cnt) \
388 (CP_TYPE4_PKT | ((_cnt) << 0) | (PM4_PARITY((_cnt)) << 7) | \
389 (((_reg) & 0x3FFFF) << 8) | (PM4_PARITY((_reg)) << 27))
390
391static inline void
392OUT_PKT4(struct msm_ringbuffer *ring, uint16_t regindx, uint16_t cnt)
393{
394 adreno_wait_ring(ring, cnt + 1);
395 OUT_RING(ring, PKT4(regindx, cnt));
396}
397
398static inline void
399OUT_PKT7(struct msm_ringbuffer *ring, uint8_t opcode, uint16_t cnt)
400{
401 adreno_wait_ring(ring, cnt + 1);
402 OUT_RING(ring, CP_TYPE7_PKT | (cnt << 0) | (PM4_PARITY(cnt) << 15) |
403 ((opcode & 0x7F) << 16) | (PM4_PARITY(opcode) << 23));
404}
405
406struct msm_gpu *a2xx_gpu_init(struct drm_device *dev);
407struct msm_gpu *a3xx_gpu_init(struct drm_device *dev);
408struct msm_gpu *a4xx_gpu_init(struct drm_device *dev);
409struct msm_gpu *a5xx_gpu_init(struct drm_device *dev);
410struct msm_gpu *a6xx_gpu_init(struct drm_device *dev);
411
412static inline uint32_t get_wptr(struct msm_ringbuffer *ring)
413{
414 return (ring->cur - ring->start) % (MSM_GPU_RINGBUFFER_SZ >> 2);
415}
416
417/*
418 * Given a register and a count, return a value to program into
419 * REG_CP_PROTECT_REG(n) - this will block both reads and writes for _len
420 * registers starting at _reg.
421 *
422 * The register base needs to be a multiple of the length. If it is not, the
423 * hardware will quietly mask off the bits for you and shift the size. For
424 * example, if you intend the protection to start at 0x07 for a length of 4
425 * (0x07-0x0A) the hardware will actually protect (0x04-0x07) which might
426 * expose registers you intended to protect!
427 */
428#define ADRENO_PROTECT_RW(_reg, _len) \
429 ((1 << 30) | (1 << 29) | \
430 ((ilog2((_len)) & 0x1F) << 24) | (((_reg) << 2) & 0xFFFFF))
431
432/*
433 * Same as above, but allow reads over the range. For areas of mixed use (such
434 * as performance counters) this allows us to protect a much larger range with a
435 * single register
436 */
437#define ADRENO_PROTECT_RDONLY(_reg, _len) \
438 ((1 << 29) \
439 ((ilog2((_len)) & 0x1F) << 24) | (((_reg) << 2) & 0xFFFFF))
440
441
442#define gpu_poll_timeout(gpu, addr, val, cond, interval, timeout) \
443 readl_poll_timeout((gpu)->mmio + ((addr) << 2), val, cond, \
444 interval, timeout)
445
446#endif /* __ADRENO_GPU_H__ */