Loading...
1/*
2 * Copyright (C) 2014 Traphandler
3 * Copyright (C) 2014 Free Electrons
4 * Copyright (C) 2014 Atmel
5 *
6 * Author: Jean-Jacques Hiblot <jjhiblot@traphandler.com>
7 * Author: Boris BREZILLON <boris.brezillon@free-electrons.com>
8 *
9 * This program is free software; you can redistribute it and/or modify it
10 * under the terms of the GNU General Public License version 2 as published by
11 * the Free Software Foundation.
12 *
13 * This program is distributed in the hope that it will be useful, but WITHOUT
14 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
15 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
16 * more details.
17 *
18 * You should have received a copy of the GNU General Public License along with
19 * this program. If not, see <http://www.gnu.org/licenses/>.
20 */
21
22#include <linux/clk.h>
23#include <linux/irq.h>
24#include <linux/irqchip.h>
25#include <linux/module.h>
26#include <linux/pm_runtime.h>
27
28#include "atmel_hlcdc_dc.h"
29
30#define ATMEL_HLCDC_LAYER_IRQS_OFFSET 8
31
32static const struct atmel_hlcdc_layer_desc atmel_hlcdc_at91sam9n12_layers[] = {
33 {
34 .name = "base",
35 .formats = &atmel_hlcdc_plane_rgb_formats,
36 .regs_offset = 0x40,
37 .id = 0,
38 .type = ATMEL_HLCDC_BASE_LAYER,
39 .nconfigs = 5,
40 .layout = {
41 .xstride = { 2 },
42 .default_color = 3,
43 .general_config = 4,
44 },
45 },
46};
47
48static const struct atmel_hlcdc_dc_desc atmel_hlcdc_dc_at91sam9n12 = {
49 .min_width = 0,
50 .min_height = 0,
51 .max_width = 1280,
52 .max_height = 860,
53 .nlayers = ARRAY_SIZE(atmel_hlcdc_at91sam9n12_layers),
54 .layers = atmel_hlcdc_at91sam9n12_layers,
55};
56
57static const struct atmel_hlcdc_layer_desc atmel_hlcdc_at91sam9x5_layers[] = {
58 {
59 .name = "base",
60 .formats = &atmel_hlcdc_plane_rgb_formats,
61 .regs_offset = 0x40,
62 .id = 0,
63 .type = ATMEL_HLCDC_BASE_LAYER,
64 .nconfigs = 5,
65 .layout = {
66 .xstride = { 2 },
67 .default_color = 3,
68 .general_config = 4,
69 .disc_pos = 5,
70 .disc_size = 6,
71 },
72 },
73 {
74 .name = "overlay1",
75 .formats = &atmel_hlcdc_plane_rgb_formats,
76 .regs_offset = 0x100,
77 .id = 1,
78 .type = ATMEL_HLCDC_OVERLAY_LAYER,
79 .nconfigs = 10,
80 .layout = {
81 .pos = 2,
82 .size = 3,
83 .xstride = { 4 },
84 .pstride = { 5 },
85 .default_color = 6,
86 .chroma_key = 7,
87 .chroma_key_mask = 8,
88 .general_config = 9,
89 },
90 },
91 {
92 .name = "high-end-overlay",
93 .formats = &atmel_hlcdc_plane_rgb_and_yuv_formats,
94 .regs_offset = 0x280,
95 .id = 2,
96 .type = ATMEL_HLCDC_OVERLAY_LAYER,
97 .nconfigs = 17,
98 .layout = {
99 .pos = 2,
100 .size = 3,
101 .memsize = 4,
102 .xstride = { 5, 7 },
103 .pstride = { 6, 8 },
104 .default_color = 9,
105 .chroma_key = 10,
106 .chroma_key_mask = 11,
107 .general_config = 12,
108 .csc = 14,
109 },
110 },
111 {
112 .name = "cursor",
113 .formats = &atmel_hlcdc_plane_rgb_formats,
114 .regs_offset = 0x340,
115 .id = 3,
116 .type = ATMEL_HLCDC_CURSOR_LAYER,
117 .nconfigs = 10,
118 .max_width = 128,
119 .max_height = 128,
120 .layout = {
121 .pos = 2,
122 .size = 3,
123 .xstride = { 4 },
124 .default_color = 6,
125 .chroma_key = 7,
126 .chroma_key_mask = 8,
127 .general_config = 9,
128 },
129 },
130};
131
132static const struct atmel_hlcdc_dc_desc atmel_hlcdc_dc_at91sam9x5 = {
133 .min_width = 0,
134 .min_height = 0,
135 .max_width = 800,
136 .max_height = 600,
137 .nlayers = ARRAY_SIZE(atmel_hlcdc_at91sam9x5_layers),
138 .layers = atmel_hlcdc_at91sam9x5_layers,
139};
140
141static const struct atmel_hlcdc_layer_desc atmel_hlcdc_sama5d3_layers[] = {
142 {
143 .name = "base",
144 .formats = &atmel_hlcdc_plane_rgb_formats,
145 .regs_offset = 0x40,
146 .id = 0,
147 .type = ATMEL_HLCDC_BASE_LAYER,
148 .nconfigs = 7,
149 .layout = {
150 .xstride = { 2 },
151 .default_color = 3,
152 .general_config = 4,
153 .disc_pos = 5,
154 .disc_size = 6,
155 },
156 },
157 {
158 .name = "overlay1",
159 .formats = &atmel_hlcdc_plane_rgb_formats,
160 .regs_offset = 0x140,
161 .id = 1,
162 .type = ATMEL_HLCDC_OVERLAY_LAYER,
163 .nconfigs = 10,
164 .layout = {
165 .pos = 2,
166 .size = 3,
167 .xstride = { 4 },
168 .pstride = { 5 },
169 .default_color = 6,
170 .chroma_key = 7,
171 .chroma_key_mask = 8,
172 .general_config = 9,
173 },
174 },
175 {
176 .name = "overlay2",
177 .formats = &atmel_hlcdc_plane_rgb_formats,
178 .regs_offset = 0x240,
179 .id = 2,
180 .type = ATMEL_HLCDC_OVERLAY_LAYER,
181 .nconfigs = 10,
182 .layout = {
183 .pos = 2,
184 .size = 3,
185 .xstride = { 4 },
186 .pstride = { 5 },
187 .default_color = 6,
188 .chroma_key = 7,
189 .chroma_key_mask = 8,
190 .general_config = 9,
191 },
192 },
193 {
194 .name = "high-end-overlay",
195 .formats = &atmel_hlcdc_plane_rgb_and_yuv_formats,
196 .regs_offset = 0x340,
197 .id = 3,
198 .type = ATMEL_HLCDC_OVERLAY_LAYER,
199 .nconfigs = 42,
200 .layout = {
201 .pos = 2,
202 .size = 3,
203 .memsize = 4,
204 .xstride = { 5, 7 },
205 .pstride = { 6, 8 },
206 .default_color = 9,
207 .chroma_key = 10,
208 .chroma_key_mask = 11,
209 .general_config = 12,
210 .csc = 14,
211 },
212 },
213 {
214 .name = "cursor",
215 .formats = &atmel_hlcdc_plane_rgb_formats,
216 .regs_offset = 0x440,
217 .id = 4,
218 .type = ATMEL_HLCDC_CURSOR_LAYER,
219 .nconfigs = 10,
220 .max_width = 128,
221 .max_height = 128,
222 .layout = {
223 .pos = 2,
224 .size = 3,
225 .xstride = { 4 },
226 .pstride = { 5 },
227 .default_color = 6,
228 .chroma_key = 7,
229 .chroma_key_mask = 8,
230 .general_config = 9,
231 },
232 },
233};
234
235static const struct atmel_hlcdc_dc_desc atmel_hlcdc_dc_sama5d3 = {
236 .min_width = 0,
237 .min_height = 0,
238 .max_width = 2048,
239 .max_height = 2048,
240 .nlayers = ARRAY_SIZE(atmel_hlcdc_sama5d3_layers),
241 .layers = atmel_hlcdc_sama5d3_layers,
242};
243
244static const struct atmel_hlcdc_layer_desc atmel_hlcdc_sama5d4_layers[] = {
245 {
246 .name = "base",
247 .formats = &atmel_hlcdc_plane_rgb_formats,
248 .regs_offset = 0x40,
249 .id = 0,
250 .type = ATMEL_HLCDC_BASE_LAYER,
251 .nconfigs = 7,
252 .layout = {
253 .xstride = { 2 },
254 .default_color = 3,
255 .general_config = 4,
256 .disc_pos = 5,
257 .disc_size = 6,
258 },
259 },
260 {
261 .name = "overlay1",
262 .formats = &atmel_hlcdc_plane_rgb_formats,
263 .regs_offset = 0x140,
264 .id = 1,
265 .type = ATMEL_HLCDC_OVERLAY_LAYER,
266 .nconfigs = 10,
267 .layout = {
268 .pos = 2,
269 .size = 3,
270 .xstride = { 4 },
271 .pstride = { 5 },
272 .default_color = 6,
273 .chroma_key = 7,
274 .chroma_key_mask = 8,
275 .general_config = 9,
276 },
277 },
278 {
279 .name = "overlay2",
280 .formats = &atmel_hlcdc_plane_rgb_formats,
281 .regs_offset = 0x240,
282 .id = 2,
283 .type = ATMEL_HLCDC_OVERLAY_LAYER,
284 .nconfigs = 10,
285 .layout = {
286 .pos = 2,
287 .size = 3,
288 .xstride = { 4 },
289 .pstride = { 5 },
290 .default_color = 6,
291 .chroma_key = 7,
292 .chroma_key_mask = 8,
293 .general_config = 9,
294 },
295 },
296 {
297 .name = "high-end-overlay",
298 .formats = &atmel_hlcdc_plane_rgb_and_yuv_formats,
299 .regs_offset = 0x340,
300 .id = 3,
301 .type = ATMEL_HLCDC_OVERLAY_LAYER,
302 .nconfigs = 42,
303 .layout = {
304 .pos = 2,
305 .size = 3,
306 .memsize = 4,
307 .xstride = { 5, 7 },
308 .pstride = { 6, 8 },
309 .default_color = 9,
310 .chroma_key = 10,
311 .chroma_key_mask = 11,
312 .general_config = 12,
313 .csc = 14,
314 },
315 },
316};
317
318static const struct atmel_hlcdc_dc_desc atmel_hlcdc_dc_sama5d4 = {
319 .min_width = 0,
320 .min_height = 0,
321 .max_width = 2048,
322 .max_height = 2048,
323 .nlayers = ARRAY_SIZE(atmel_hlcdc_sama5d4_layers),
324 .layers = atmel_hlcdc_sama5d4_layers,
325};
326static const struct of_device_id atmel_hlcdc_of_match[] = {
327 {
328 .compatible = "atmel,at91sam9n12-hlcdc",
329 .data = &atmel_hlcdc_dc_at91sam9n12,
330 },
331 {
332 .compatible = "atmel,at91sam9x5-hlcdc",
333 .data = &atmel_hlcdc_dc_at91sam9x5,
334 },
335 {
336 .compatible = "atmel,sama5d2-hlcdc",
337 .data = &atmel_hlcdc_dc_sama5d4,
338 },
339 {
340 .compatible = "atmel,sama5d3-hlcdc",
341 .data = &atmel_hlcdc_dc_sama5d3,
342 },
343 {
344 .compatible = "atmel,sama5d4-hlcdc",
345 .data = &atmel_hlcdc_dc_sama5d4,
346 },
347 { /* sentinel */ },
348};
349MODULE_DEVICE_TABLE(of, atmel_hlcdc_of_match);
350
351int atmel_hlcdc_dc_mode_valid(struct atmel_hlcdc_dc *dc,
352 struct drm_display_mode *mode)
353{
354 int vfront_porch = mode->vsync_start - mode->vdisplay;
355 int vback_porch = mode->vtotal - mode->vsync_end;
356 int vsync_len = mode->vsync_end - mode->vsync_start;
357 int hfront_porch = mode->hsync_start - mode->hdisplay;
358 int hback_porch = mode->htotal - mode->hsync_end;
359 int hsync_len = mode->hsync_end - mode->hsync_start;
360
361 if (hsync_len > 0x40 || hsync_len < 1)
362 return MODE_HSYNC;
363
364 if (vsync_len > 0x40 || vsync_len < 1)
365 return MODE_VSYNC;
366
367 if (hfront_porch > 0x200 || hfront_porch < 1 ||
368 hback_porch > 0x200 || hback_porch < 1 ||
369 mode->hdisplay < 1)
370 return MODE_H_ILLEGAL;
371
372 if (vfront_porch > 0x40 || vfront_porch < 1 ||
373 vback_porch > 0x40 || vback_porch < 0 ||
374 mode->vdisplay < 1)
375 return MODE_V_ILLEGAL;
376
377 return MODE_OK;
378}
379
380static irqreturn_t atmel_hlcdc_dc_irq_handler(int irq, void *data)
381{
382 struct drm_device *dev = data;
383 struct atmel_hlcdc_dc *dc = dev->dev_private;
384 unsigned long status;
385 unsigned int imr, isr;
386 int i;
387
388 regmap_read(dc->hlcdc->regmap, ATMEL_HLCDC_IMR, &imr);
389 regmap_read(dc->hlcdc->regmap, ATMEL_HLCDC_ISR, &isr);
390 status = imr & isr;
391 if (!status)
392 return IRQ_NONE;
393
394 if (status & ATMEL_HLCDC_SOF)
395 atmel_hlcdc_crtc_irq(dc->crtc);
396
397 for (i = 0; i < ATMEL_HLCDC_MAX_LAYERS; i++) {
398 struct atmel_hlcdc_layer *layer = dc->layers[i];
399
400 if (!(ATMEL_HLCDC_LAYER_STATUS(i) & status) || !layer)
401 continue;
402
403 atmel_hlcdc_layer_irq(layer);
404 }
405
406 return IRQ_HANDLED;
407}
408
409static struct drm_framebuffer *atmel_hlcdc_fb_create(struct drm_device *dev,
410 struct drm_file *file_priv, const struct drm_mode_fb_cmd2 *mode_cmd)
411{
412 return drm_fb_cma_create(dev, file_priv, mode_cmd);
413}
414
415static void atmel_hlcdc_fb_output_poll_changed(struct drm_device *dev)
416{
417 struct atmel_hlcdc_dc *dc = dev->dev_private;
418
419 if (dc->fbdev) {
420 drm_fbdev_cma_hotplug_event(dc->fbdev);
421 } else {
422 dc->fbdev = drm_fbdev_cma_init(dev, 24,
423 dev->mode_config.num_crtc,
424 dev->mode_config.num_connector);
425 if (IS_ERR(dc->fbdev))
426 dc->fbdev = NULL;
427 }
428}
429
430static const struct drm_mode_config_funcs mode_config_funcs = {
431 .fb_create = atmel_hlcdc_fb_create,
432 .output_poll_changed = atmel_hlcdc_fb_output_poll_changed,
433 .atomic_check = drm_atomic_helper_check,
434 .atomic_commit = drm_atomic_helper_commit,
435};
436
437static int atmel_hlcdc_dc_modeset_init(struct drm_device *dev)
438{
439 struct atmel_hlcdc_dc *dc = dev->dev_private;
440 struct atmel_hlcdc_planes *planes;
441 int ret;
442 int i;
443
444 drm_mode_config_init(dev);
445
446 ret = atmel_hlcdc_create_outputs(dev);
447 if (ret) {
448 dev_err(dev->dev, "failed to create panel: %d\n", ret);
449 return ret;
450 }
451
452 planes = atmel_hlcdc_create_planes(dev);
453 if (IS_ERR(planes)) {
454 dev_err(dev->dev, "failed to create planes\n");
455 return PTR_ERR(planes);
456 }
457
458 dc->planes = planes;
459
460 dc->layers[planes->primary->layer.desc->id] =
461 &planes->primary->layer;
462
463 if (planes->cursor)
464 dc->layers[planes->cursor->layer.desc->id] =
465 &planes->cursor->layer;
466
467 for (i = 0; i < planes->noverlays; i++)
468 dc->layers[planes->overlays[i]->layer.desc->id] =
469 &planes->overlays[i]->layer;
470
471 ret = atmel_hlcdc_crtc_create(dev);
472 if (ret) {
473 dev_err(dev->dev, "failed to create crtc\n");
474 return ret;
475 }
476
477 dev->mode_config.min_width = dc->desc->min_width;
478 dev->mode_config.min_height = dc->desc->min_height;
479 dev->mode_config.max_width = dc->desc->max_width;
480 dev->mode_config.max_height = dc->desc->max_height;
481 dev->mode_config.funcs = &mode_config_funcs;
482
483 return 0;
484}
485
486static int atmel_hlcdc_dc_load(struct drm_device *dev)
487{
488 struct platform_device *pdev = to_platform_device(dev->dev);
489 const struct of_device_id *match;
490 struct atmel_hlcdc_dc *dc;
491 int ret;
492
493 match = of_match_node(atmel_hlcdc_of_match, dev->dev->parent->of_node);
494 if (!match) {
495 dev_err(&pdev->dev, "invalid compatible string\n");
496 return -ENODEV;
497 }
498
499 if (!match->data) {
500 dev_err(&pdev->dev, "invalid hlcdc description\n");
501 return -EINVAL;
502 }
503
504 dc = devm_kzalloc(dev->dev, sizeof(*dc), GFP_KERNEL);
505 if (!dc)
506 return -ENOMEM;
507
508 dc->wq = alloc_ordered_workqueue("atmel-hlcdc-dc", 0);
509 if (!dc->wq)
510 return -ENOMEM;
511
512 dc->desc = match->data;
513 dc->hlcdc = dev_get_drvdata(dev->dev->parent);
514 dev->dev_private = dc;
515
516 ret = clk_prepare_enable(dc->hlcdc->periph_clk);
517 if (ret) {
518 dev_err(dev->dev, "failed to enable periph_clk\n");
519 goto err_destroy_wq;
520 }
521
522 pm_runtime_enable(dev->dev);
523
524 ret = drm_vblank_init(dev, 1);
525 if (ret < 0) {
526 dev_err(dev->dev, "failed to initialize vblank\n");
527 goto err_periph_clk_disable;
528 }
529
530 ret = atmel_hlcdc_dc_modeset_init(dev);
531 if (ret < 0) {
532 dev_err(dev->dev, "failed to initialize mode setting\n");
533 goto err_periph_clk_disable;
534 }
535
536 drm_mode_config_reset(dev);
537
538 pm_runtime_get_sync(dev->dev);
539 ret = drm_irq_install(dev, dc->hlcdc->irq);
540 pm_runtime_put_sync(dev->dev);
541 if (ret < 0) {
542 dev_err(dev->dev, "failed to install IRQ handler\n");
543 goto err_periph_clk_disable;
544 }
545
546 platform_set_drvdata(pdev, dev);
547
548 drm_kms_helper_poll_init(dev);
549
550 /* force connectors detection */
551 drm_helper_hpd_irq_event(dev);
552
553 return 0;
554
555err_periph_clk_disable:
556 pm_runtime_disable(dev->dev);
557 clk_disable_unprepare(dc->hlcdc->periph_clk);
558
559err_destroy_wq:
560 destroy_workqueue(dc->wq);
561
562 return ret;
563}
564
565static void atmel_hlcdc_dc_unload(struct drm_device *dev)
566{
567 struct atmel_hlcdc_dc *dc = dev->dev_private;
568
569 if (dc->fbdev)
570 drm_fbdev_cma_fini(dc->fbdev);
571 flush_workqueue(dc->wq);
572 drm_kms_helper_poll_fini(dev);
573 drm_mode_config_cleanup(dev);
574 drm_vblank_cleanup(dev);
575
576 pm_runtime_get_sync(dev->dev);
577 drm_irq_uninstall(dev);
578 pm_runtime_put_sync(dev->dev);
579
580 dev->dev_private = NULL;
581
582 pm_runtime_disable(dev->dev);
583 clk_disable_unprepare(dc->hlcdc->periph_clk);
584 destroy_workqueue(dc->wq);
585}
586
587static int atmel_hlcdc_dc_connector_plug_all(struct drm_device *dev)
588{
589 struct drm_connector *connector, *failed;
590 int ret;
591
592 mutex_lock(&dev->mode_config.mutex);
593 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
594 ret = drm_connector_register(connector);
595 if (ret) {
596 failed = connector;
597 goto err;
598 }
599 }
600 mutex_unlock(&dev->mode_config.mutex);
601 return 0;
602
603err:
604 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
605 if (failed == connector)
606 break;
607
608 drm_connector_unregister(connector);
609 }
610 mutex_unlock(&dev->mode_config.mutex);
611
612 return ret;
613}
614
615static void atmel_hlcdc_dc_connector_unplug_all(struct drm_device *dev)
616{
617 mutex_lock(&dev->mode_config.mutex);
618 drm_connector_unplug_all(dev);
619 mutex_unlock(&dev->mode_config.mutex);
620}
621
622static void atmel_hlcdc_dc_lastclose(struct drm_device *dev)
623{
624 struct atmel_hlcdc_dc *dc = dev->dev_private;
625
626 drm_fbdev_cma_restore_mode(dc->fbdev);
627}
628
629static int atmel_hlcdc_dc_irq_postinstall(struct drm_device *dev)
630{
631 struct atmel_hlcdc_dc *dc = dev->dev_private;
632 unsigned int cfg = 0;
633 int i;
634
635 /* Enable interrupts on activated layers */
636 for (i = 0; i < ATMEL_HLCDC_MAX_LAYERS; i++) {
637 if (dc->layers[i])
638 cfg |= ATMEL_HLCDC_LAYER_STATUS(i);
639 }
640
641 regmap_write(dc->hlcdc->regmap, ATMEL_HLCDC_IER, cfg);
642
643 return 0;
644}
645
646static void atmel_hlcdc_dc_irq_uninstall(struct drm_device *dev)
647{
648 struct atmel_hlcdc_dc *dc = dev->dev_private;
649 unsigned int isr;
650
651 regmap_write(dc->hlcdc->regmap, ATMEL_HLCDC_IDR, 0xffffffff);
652 regmap_read(dc->hlcdc->regmap, ATMEL_HLCDC_ISR, &isr);
653}
654
655static int atmel_hlcdc_dc_enable_vblank(struct drm_device *dev,
656 unsigned int pipe)
657{
658 struct atmel_hlcdc_dc *dc = dev->dev_private;
659
660 /* Enable SOF (Start Of Frame) interrupt for vblank counting */
661 regmap_write(dc->hlcdc->regmap, ATMEL_HLCDC_IER, ATMEL_HLCDC_SOF);
662
663 return 0;
664}
665
666static void atmel_hlcdc_dc_disable_vblank(struct drm_device *dev,
667 unsigned int pipe)
668{
669 struct atmel_hlcdc_dc *dc = dev->dev_private;
670
671 regmap_write(dc->hlcdc->regmap, ATMEL_HLCDC_IDR, ATMEL_HLCDC_SOF);
672}
673
674static const struct file_operations fops = {
675 .owner = THIS_MODULE,
676 .open = drm_open,
677 .release = drm_release,
678 .unlocked_ioctl = drm_ioctl,
679#ifdef CONFIG_COMPAT
680 .compat_ioctl = drm_compat_ioctl,
681#endif
682 .poll = drm_poll,
683 .read = drm_read,
684 .llseek = no_llseek,
685 .mmap = drm_gem_cma_mmap,
686};
687
688static struct drm_driver atmel_hlcdc_dc_driver = {
689 .driver_features = DRIVER_HAVE_IRQ | DRIVER_GEM |
690 DRIVER_MODESET | DRIVER_PRIME |
691 DRIVER_ATOMIC,
692 .lastclose = atmel_hlcdc_dc_lastclose,
693 .irq_handler = atmel_hlcdc_dc_irq_handler,
694 .irq_preinstall = atmel_hlcdc_dc_irq_uninstall,
695 .irq_postinstall = atmel_hlcdc_dc_irq_postinstall,
696 .irq_uninstall = atmel_hlcdc_dc_irq_uninstall,
697 .get_vblank_counter = drm_vblank_no_hw_counter,
698 .enable_vblank = atmel_hlcdc_dc_enable_vblank,
699 .disable_vblank = atmel_hlcdc_dc_disable_vblank,
700 .gem_free_object = drm_gem_cma_free_object,
701 .gem_vm_ops = &drm_gem_cma_vm_ops,
702 .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
703 .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
704 .gem_prime_import = drm_gem_prime_import,
705 .gem_prime_export = drm_gem_prime_export,
706 .gem_prime_get_sg_table = drm_gem_cma_prime_get_sg_table,
707 .gem_prime_import_sg_table = drm_gem_cma_prime_import_sg_table,
708 .gem_prime_vmap = drm_gem_cma_prime_vmap,
709 .gem_prime_vunmap = drm_gem_cma_prime_vunmap,
710 .gem_prime_mmap = drm_gem_cma_prime_mmap,
711 .dumb_create = drm_gem_cma_dumb_create,
712 .dumb_map_offset = drm_gem_cma_dumb_map_offset,
713 .dumb_destroy = drm_gem_dumb_destroy,
714 .fops = &fops,
715 .name = "atmel-hlcdc",
716 .desc = "Atmel HLCD Controller DRM",
717 .date = "20141504",
718 .major = 1,
719 .minor = 0,
720};
721
722static int atmel_hlcdc_dc_drm_probe(struct platform_device *pdev)
723{
724 struct drm_device *ddev;
725 int ret;
726
727 ddev = drm_dev_alloc(&atmel_hlcdc_dc_driver, &pdev->dev);
728 if (!ddev)
729 return -ENOMEM;
730
731 ret = atmel_hlcdc_dc_load(ddev);
732 if (ret)
733 goto err_unref;
734
735 ret = drm_dev_register(ddev, 0);
736 if (ret)
737 goto err_unload;
738
739 ret = atmel_hlcdc_dc_connector_plug_all(ddev);
740 if (ret)
741 goto err_unregister;
742
743 return 0;
744
745err_unregister:
746 drm_dev_unregister(ddev);
747
748err_unload:
749 atmel_hlcdc_dc_unload(ddev);
750
751err_unref:
752 drm_dev_unref(ddev);
753
754 return ret;
755}
756
757static int atmel_hlcdc_dc_drm_remove(struct platform_device *pdev)
758{
759 struct drm_device *ddev = platform_get_drvdata(pdev);
760
761 atmel_hlcdc_dc_connector_unplug_all(ddev);
762 drm_dev_unregister(ddev);
763 atmel_hlcdc_dc_unload(ddev);
764 drm_dev_unref(ddev);
765
766 return 0;
767}
768
769#ifdef CONFIG_PM_SLEEP
770static int atmel_hlcdc_dc_drm_suspend(struct device *dev)
771{
772 struct drm_device *drm_dev = dev_get_drvdata(dev);
773 struct drm_crtc *crtc;
774
775 if (pm_runtime_suspended(dev))
776 return 0;
777
778 drm_modeset_lock_all(drm_dev);
779 list_for_each_entry(crtc, &drm_dev->mode_config.crtc_list, head)
780 atmel_hlcdc_crtc_suspend(crtc);
781 drm_modeset_unlock_all(drm_dev);
782 return 0;
783}
784
785static int atmel_hlcdc_dc_drm_resume(struct device *dev)
786{
787 struct drm_device *drm_dev = dev_get_drvdata(dev);
788 struct drm_crtc *crtc;
789
790 if (pm_runtime_suspended(dev))
791 return 0;
792
793 drm_modeset_lock_all(drm_dev);
794 list_for_each_entry(crtc, &drm_dev->mode_config.crtc_list, head)
795 atmel_hlcdc_crtc_resume(crtc);
796 drm_modeset_unlock_all(drm_dev);
797 return 0;
798}
799#endif
800
801static SIMPLE_DEV_PM_OPS(atmel_hlcdc_dc_drm_pm_ops,
802 atmel_hlcdc_dc_drm_suspend, atmel_hlcdc_dc_drm_resume);
803
804static const struct of_device_id atmel_hlcdc_dc_of_match[] = {
805 { .compatible = "atmel,hlcdc-display-controller" },
806 { },
807};
808
809static struct platform_driver atmel_hlcdc_dc_platform_driver = {
810 .probe = atmel_hlcdc_dc_drm_probe,
811 .remove = atmel_hlcdc_dc_drm_remove,
812 .driver = {
813 .name = "atmel-hlcdc-display-controller",
814 .pm = &atmel_hlcdc_dc_drm_pm_ops,
815 .of_match_table = atmel_hlcdc_dc_of_match,
816 },
817};
818module_platform_driver(atmel_hlcdc_dc_platform_driver);
819
820MODULE_AUTHOR("Jean-Jacques Hiblot <jjhiblot@traphandler.com>");
821MODULE_AUTHOR("Boris Brezillon <boris.brezillon@free-electrons.com>");
822MODULE_DESCRIPTION("Atmel HLCDC Display Controller DRM Driver");
823MODULE_LICENSE("GPL");
824MODULE_ALIAS("platform:atmel-hlcdc-dc");
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright (C) 2014 Traphandler
4 * Copyright (C) 2014 Free Electrons
5 * Copyright (C) 2014 Atmel
6 *
7 * Author: Jean-Jacques Hiblot <jjhiblot@traphandler.com>
8 * Author: Boris BREZILLON <boris.brezillon@free-electrons.com>
9 */
10
11#include <linux/clk.h>
12#include <linux/irq.h>
13#include <linux/irqchip.h>
14#include <linux/mfd/atmel-hlcdc.h>
15#include <linux/module.h>
16#include <linux/pm_runtime.h>
17#include <linux/platform_device.h>
18
19#include <drm/drm_atomic.h>
20#include <drm/drm_atomic_helper.h>
21#include <drm/drm_drv.h>
22#include <drm/drm_fbdev_generic.h>
23#include <drm/drm_gem_dma_helper.h>
24#include <drm/drm_gem_framebuffer_helper.h>
25#include <drm/drm_module.h>
26#include <drm/drm_probe_helper.h>
27#include <drm/drm_vblank.h>
28
29#include "atmel_hlcdc_dc.h"
30
31#define ATMEL_HLCDC_LAYER_IRQS_OFFSET 8
32
33static const struct atmel_hlcdc_layer_desc atmel_hlcdc_at91sam9n12_layers[] = {
34 {
35 .name = "base",
36 .formats = &atmel_hlcdc_plane_rgb_formats,
37 .regs_offset = 0x40,
38 .id = 0,
39 .type = ATMEL_HLCDC_BASE_LAYER,
40 .cfgs_offset = 0x2c,
41 .layout = {
42 .xstride = { 2 },
43 .default_color = 3,
44 .general_config = 4,
45 },
46 .clut_offset = 0x400,
47 },
48};
49
50static const struct atmel_hlcdc_dc_desc atmel_hlcdc_dc_at91sam9n12 = {
51 .min_width = 0,
52 .min_height = 0,
53 .max_width = 1280,
54 .max_height = 860,
55 .max_spw = 0x3f,
56 .max_vpw = 0x3f,
57 .max_hpw = 0xff,
58 .conflicting_output_formats = true,
59 .nlayers = ARRAY_SIZE(atmel_hlcdc_at91sam9n12_layers),
60 .layers = atmel_hlcdc_at91sam9n12_layers,
61};
62
63static const struct atmel_hlcdc_layer_desc atmel_hlcdc_at91sam9x5_layers[] = {
64 {
65 .name = "base",
66 .formats = &atmel_hlcdc_plane_rgb_formats,
67 .regs_offset = 0x40,
68 .id = 0,
69 .type = ATMEL_HLCDC_BASE_LAYER,
70 .cfgs_offset = 0x2c,
71 .layout = {
72 .xstride = { 2 },
73 .default_color = 3,
74 .general_config = 4,
75 .disc_pos = 5,
76 .disc_size = 6,
77 },
78 .clut_offset = 0x400,
79 },
80 {
81 .name = "overlay1",
82 .formats = &atmel_hlcdc_plane_rgb_formats,
83 .regs_offset = 0x100,
84 .id = 1,
85 .type = ATMEL_HLCDC_OVERLAY_LAYER,
86 .cfgs_offset = 0x2c,
87 .layout = {
88 .pos = 2,
89 .size = 3,
90 .xstride = { 4 },
91 .pstride = { 5 },
92 .default_color = 6,
93 .chroma_key = 7,
94 .chroma_key_mask = 8,
95 .general_config = 9,
96 },
97 .clut_offset = 0x800,
98 },
99 {
100 .name = "high-end-overlay",
101 .formats = &atmel_hlcdc_plane_rgb_and_yuv_formats,
102 .regs_offset = 0x280,
103 .id = 2,
104 .type = ATMEL_HLCDC_OVERLAY_LAYER,
105 .cfgs_offset = 0x4c,
106 .layout = {
107 .pos = 2,
108 .size = 3,
109 .memsize = 4,
110 .xstride = { 5, 7 },
111 .pstride = { 6, 8 },
112 .default_color = 9,
113 .chroma_key = 10,
114 .chroma_key_mask = 11,
115 .general_config = 12,
116 .scaler_config = 13,
117 .csc = 14,
118 },
119 .clut_offset = 0x1000,
120 },
121 {
122 .name = "cursor",
123 .formats = &atmel_hlcdc_plane_rgb_formats,
124 .regs_offset = 0x340,
125 .id = 3,
126 .type = ATMEL_HLCDC_CURSOR_LAYER,
127 .max_width = 128,
128 .max_height = 128,
129 .cfgs_offset = 0x2c,
130 .layout = {
131 .pos = 2,
132 .size = 3,
133 .xstride = { 4 },
134 .default_color = 6,
135 .chroma_key = 7,
136 .chroma_key_mask = 8,
137 .general_config = 9,
138 },
139 .clut_offset = 0x1400,
140 },
141};
142
143static const struct atmel_hlcdc_dc_desc atmel_hlcdc_dc_at91sam9x5 = {
144 .min_width = 0,
145 .min_height = 0,
146 .max_width = 800,
147 .max_height = 600,
148 .max_spw = 0x3f,
149 .max_vpw = 0x3f,
150 .max_hpw = 0xff,
151 .conflicting_output_formats = true,
152 .nlayers = ARRAY_SIZE(atmel_hlcdc_at91sam9x5_layers),
153 .layers = atmel_hlcdc_at91sam9x5_layers,
154};
155
156static const struct atmel_hlcdc_layer_desc atmel_hlcdc_sama5d3_layers[] = {
157 {
158 .name = "base",
159 .formats = &atmel_hlcdc_plane_rgb_formats,
160 .regs_offset = 0x40,
161 .id = 0,
162 .type = ATMEL_HLCDC_BASE_LAYER,
163 .cfgs_offset = 0x2c,
164 .layout = {
165 .xstride = { 2 },
166 .default_color = 3,
167 .general_config = 4,
168 .disc_pos = 5,
169 .disc_size = 6,
170 },
171 .clut_offset = 0x600,
172 },
173 {
174 .name = "overlay1",
175 .formats = &atmel_hlcdc_plane_rgb_formats,
176 .regs_offset = 0x140,
177 .id = 1,
178 .type = ATMEL_HLCDC_OVERLAY_LAYER,
179 .cfgs_offset = 0x2c,
180 .layout = {
181 .pos = 2,
182 .size = 3,
183 .xstride = { 4 },
184 .pstride = { 5 },
185 .default_color = 6,
186 .chroma_key = 7,
187 .chroma_key_mask = 8,
188 .general_config = 9,
189 },
190 .clut_offset = 0xa00,
191 },
192 {
193 .name = "overlay2",
194 .formats = &atmel_hlcdc_plane_rgb_formats,
195 .regs_offset = 0x240,
196 .id = 2,
197 .type = ATMEL_HLCDC_OVERLAY_LAYER,
198 .cfgs_offset = 0x2c,
199 .layout = {
200 .pos = 2,
201 .size = 3,
202 .xstride = { 4 },
203 .pstride = { 5 },
204 .default_color = 6,
205 .chroma_key = 7,
206 .chroma_key_mask = 8,
207 .general_config = 9,
208 },
209 .clut_offset = 0xe00,
210 },
211 {
212 .name = "high-end-overlay",
213 .formats = &atmel_hlcdc_plane_rgb_and_yuv_formats,
214 .regs_offset = 0x340,
215 .id = 3,
216 .type = ATMEL_HLCDC_OVERLAY_LAYER,
217 .cfgs_offset = 0x4c,
218 .layout = {
219 .pos = 2,
220 .size = 3,
221 .memsize = 4,
222 .xstride = { 5, 7 },
223 .pstride = { 6, 8 },
224 .default_color = 9,
225 .chroma_key = 10,
226 .chroma_key_mask = 11,
227 .general_config = 12,
228 .scaler_config = 13,
229 .phicoeffs = {
230 .x = 17,
231 .y = 33,
232 },
233 .csc = 14,
234 },
235 .clut_offset = 0x1200,
236 },
237 {
238 .name = "cursor",
239 .formats = &atmel_hlcdc_plane_rgb_formats,
240 .regs_offset = 0x440,
241 .id = 4,
242 .type = ATMEL_HLCDC_CURSOR_LAYER,
243 .max_width = 128,
244 .max_height = 128,
245 .cfgs_offset = 0x2c,
246 .layout = {
247 .pos = 2,
248 .size = 3,
249 .xstride = { 4 },
250 .pstride = { 5 },
251 .default_color = 6,
252 .chroma_key = 7,
253 .chroma_key_mask = 8,
254 .general_config = 9,
255 .scaler_config = 13,
256 },
257 .clut_offset = 0x1600,
258 },
259};
260
261static const struct atmel_hlcdc_dc_desc atmel_hlcdc_dc_sama5d3 = {
262 .min_width = 0,
263 .min_height = 0,
264 .max_width = 2048,
265 .max_height = 2048,
266 .max_spw = 0x3f,
267 .max_vpw = 0x3f,
268 .max_hpw = 0x1ff,
269 .conflicting_output_formats = true,
270 .nlayers = ARRAY_SIZE(atmel_hlcdc_sama5d3_layers),
271 .layers = atmel_hlcdc_sama5d3_layers,
272};
273
274static const struct atmel_hlcdc_layer_desc atmel_hlcdc_sama5d4_layers[] = {
275 {
276 .name = "base",
277 .formats = &atmel_hlcdc_plane_rgb_formats,
278 .regs_offset = 0x40,
279 .id = 0,
280 .type = ATMEL_HLCDC_BASE_LAYER,
281 .cfgs_offset = 0x2c,
282 .layout = {
283 .xstride = { 2 },
284 .default_color = 3,
285 .general_config = 4,
286 .disc_pos = 5,
287 .disc_size = 6,
288 },
289 .clut_offset = 0x600,
290 },
291 {
292 .name = "overlay1",
293 .formats = &atmel_hlcdc_plane_rgb_formats,
294 .regs_offset = 0x140,
295 .id = 1,
296 .type = ATMEL_HLCDC_OVERLAY_LAYER,
297 .cfgs_offset = 0x2c,
298 .layout = {
299 .pos = 2,
300 .size = 3,
301 .xstride = { 4 },
302 .pstride = { 5 },
303 .default_color = 6,
304 .chroma_key = 7,
305 .chroma_key_mask = 8,
306 .general_config = 9,
307 },
308 .clut_offset = 0xa00,
309 },
310 {
311 .name = "overlay2",
312 .formats = &atmel_hlcdc_plane_rgb_formats,
313 .regs_offset = 0x240,
314 .id = 2,
315 .type = ATMEL_HLCDC_OVERLAY_LAYER,
316 .cfgs_offset = 0x2c,
317 .layout = {
318 .pos = 2,
319 .size = 3,
320 .xstride = { 4 },
321 .pstride = { 5 },
322 .default_color = 6,
323 .chroma_key = 7,
324 .chroma_key_mask = 8,
325 .general_config = 9,
326 },
327 .clut_offset = 0xe00,
328 },
329 {
330 .name = "high-end-overlay",
331 .formats = &atmel_hlcdc_plane_rgb_and_yuv_formats,
332 .regs_offset = 0x340,
333 .id = 3,
334 .type = ATMEL_HLCDC_OVERLAY_LAYER,
335 .cfgs_offset = 0x4c,
336 .layout = {
337 .pos = 2,
338 .size = 3,
339 .memsize = 4,
340 .xstride = { 5, 7 },
341 .pstride = { 6, 8 },
342 .default_color = 9,
343 .chroma_key = 10,
344 .chroma_key_mask = 11,
345 .general_config = 12,
346 .scaler_config = 13,
347 .phicoeffs = {
348 .x = 17,
349 .y = 33,
350 },
351 .csc = 14,
352 },
353 .clut_offset = 0x1200,
354 },
355};
356
357static const struct atmel_hlcdc_dc_desc atmel_hlcdc_dc_sama5d4 = {
358 .min_width = 0,
359 .min_height = 0,
360 .max_width = 2048,
361 .max_height = 2048,
362 .max_spw = 0xff,
363 .max_vpw = 0xff,
364 .max_hpw = 0x3ff,
365 .nlayers = ARRAY_SIZE(atmel_hlcdc_sama5d4_layers),
366 .layers = atmel_hlcdc_sama5d4_layers,
367};
368
369static const struct atmel_hlcdc_layer_desc atmel_hlcdc_sam9x60_layers[] = {
370 {
371 .name = "base",
372 .formats = &atmel_hlcdc_plane_rgb_formats,
373 .regs_offset = 0x60,
374 .id = 0,
375 .type = ATMEL_HLCDC_BASE_LAYER,
376 .cfgs_offset = 0x2c,
377 .layout = {
378 .xstride = { 2 },
379 .default_color = 3,
380 .general_config = 4,
381 .disc_pos = 5,
382 .disc_size = 6,
383 },
384 .clut_offset = 0x600,
385 },
386 {
387 .name = "overlay1",
388 .formats = &atmel_hlcdc_plane_rgb_formats,
389 .regs_offset = 0x160,
390 .id = 1,
391 .type = ATMEL_HLCDC_OVERLAY_LAYER,
392 .cfgs_offset = 0x2c,
393 .layout = {
394 .pos = 2,
395 .size = 3,
396 .xstride = { 4 },
397 .pstride = { 5 },
398 .default_color = 6,
399 .chroma_key = 7,
400 .chroma_key_mask = 8,
401 .general_config = 9,
402 },
403 .clut_offset = 0xa00,
404 },
405 {
406 .name = "overlay2",
407 .formats = &atmel_hlcdc_plane_rgb_formats,
408 .regs_offset = 0x260,
409 .id = 2,
410 .type = ATMEL_HLCDC_OVERLAY_LAYER,
411 .cfgs_offset = 0x2c,
412 .layout = {
413 .pos = 2,
414 .size = 3,
415 .xstride = { 4 },
416 .pstride = { 5 },
417 .default_color = 6,
418 .chroma_key = 7,
419 .chroma_key_mask = 8,
420 .general_config = 9,
421 },
422 .clut_offset = 0xe00,
423 },
424 {
425 .name = "high-end-overlay",
426 .formats = &atmel_hlcdc_plane_rgb_and_yuv_formats,
427 .regs_offset = 0x360,
428 .id = 3,
429 .type = ATMEL_HLCDC_OVERLAY_LAYER,
430 .cfgs_offset = 0x4c,
431 .layout = {
432 .pos = 2,
433 .size = 3,
434 .memsize = 4,
435 .xstride = { 5, 7 },
436 .pstride = { 6, 8 },
437 .default_color = 9,
438 .chroma_key = 10,
439 .chroma_key_mask = 11,
440 .general_config = 12,
441 .scaler_config = 13,
442 .phicoeffs = {
443 .x = 17,
444 .y = 33,
445 },
446 .csc = 14,
447 },
448 .clut_offset = 0x1200,
449 },
450};
451
452static const struct atmel_hlcdc_dc_desc atmel_hlcdc_dc_sam9x60 = {
453 .min_width = 0,
454 .min_height = 0,
455 .max_width = 2048,
456 .max_height = 2048,
457 .max_spw = 0xff,
458 .max_vpw = 0xff,
459 .max_hpw = 0x3ff,
460 .fixed_clksrc = true,
461 .nlayers = ARRAY_SIZE(atmel_hlcdc_sam9x60_layers),
462 .layers = atmel_hlcdc_sam9x60_layers,
463};
464
465static const struct of_device_id atmel_hlcdc_of_match[] = {
466 {
467 .compatible = "atmel,at91sam9n12-hlcdc",
468 .data = &atmel_hlcdc_dc_at91sam9n12,
469 },
470 {
471 .compatible = "atmel,at91sam9x5-hlcdc",
472 .data = &atmel_hlcdc_dc_at91sam9x5,
473 },
474 {
475 .compatible = "atmel,sama5d2-hlcdc",
476 .data = &atmel_hlcdc_dc_sama5d4,
477 },
478 {
479 .compatible = "atmel,sama5d3-hlcdc",
480 .data = &atmel_hlcdc_dc_sama5d3,
481 },
482 {
483 .compatible = "atmel,sama5d4-hlcdc",
484 .data = &atmel_hlcdc_dc_sama5d4,
485 },
486 {
487 .compatible = "microchip,sam9x60-hlcdc",
488 .data = &atmel_hlcdc_dc_sam9x60,
489 },
490 { /* sentinel */ },
491};
492MODULE_DEVICE_TABLE(of, atmel_hlcdc_of_match);
493
494enum drm_mode_status
495atmel_hlcdc_dc_mode_valid(struct atmel_hlcdc_dc *dc,
496 const struct drm_display_mode *mode)
497{
498 int vfront_porch = mode->vsync_start - mode->vdisplay;
499 int vback_porch = mode->vtotal - mode->vsync_end;
500 int vsync_len = mode->vsync_end - mode->vsync_start;
501 int hfront_porch = mode->hsync_start - mode->hdisplay;
502 int hback_porch = mode->htotal - mode->hsync_end;
503 int hsync_len = mode->hsync_end - mode->hsync_start;
504
505 if (hsync_len > dc->desc->max_spw + 1 || hsync_len < 1)
506 return MODE_HSYNC;
507
508 if (vsync_len > dc->desc->max_spw + 1 || vsync_len < 1)
509 return MODE_VSYNC;
510
511 if (hfront_porch > dc->desc->max_hpw + 1 || hfront_porch < 1 ||
512 hback_porch > dc->desc->max_hpw + 1 || hback_porch < 1 ||
513 mode->hdisplay < 1)
514 return MODE_H_ILLEGAL;
515
516 if (vfront_porch > dc->desc->max_vpw + 1 || vfront_porch < 1 ||
517 vback_porch > dc->desc->max_vpw || vback_porch < 0 ||
518 mode->vdisplay < 1)
519 return MODE_V_ILLEGAL;
520
521 return MODE_OK;
522}
523
524static void atmel_hlcdc_layer_irq(struct atmel_hlcdc_layer *layer)
525{
526 if (!layer)
527 return;
528
529 if (layer->desc->type == ATMEL_HLCDC_BASE_LAYER ||
530 layer->desc->type == ATMEL_HLCDC_OVERLAY_LAYER ||
531 layer->desc->type == ATMEL_HLCDC_CURSOR_LAYER)
532 atmel_hlcdc_plane_irq(atmel_hlcdc_layer_to_plane(layer));
533}
534
535static irqreturn_t atmel_hlcdc_dc_irq_handler(int irq, void *data)
536{
537 struct drm_device *dev = data;
538 struct atmel_hlcdc_dc *dc = dev->dev_private;
539 unsigned long status;
540 unsigned int imr, isr;
541 int i;
542
543 regmap_read(dc->hlcdc->regmap, ATMEL_HLCDC_IMR, &imr);
544 regmap_read(dc->hlcdc->regmap, ATMEL_HLCDC_ISR, &isr);
545 status = imr & isr;
546 if (!status)
547 return IRQ_NONE;
548
549 if (status & ATMEL_HLCDC_SOF)
550 atmel_hlcdc_crtc_irq(dc->crtc);
551
552 for (i = 0; i < ATMEL_HLCDC_MAX_LAYERS; i++) {
553 if (ATMEL_HLCDC_LAYER_STATUS(i) & status)
554 atmel_hlcdc_layer_irq(dc->layers[i]);
555 }
556
557 return IRQ_HANDLED;
558}
559
560static void atmel_hlcdc_dc_irq_postinstall(struct drm_device *dev)
561{
562 struct atmel_hlcdc_dc *dc = dev->dev_private;
563 unsigned int cfg = 0;
564 int i;
565
566 /* Enable interrupts on activated layers */
567 for (i = 0; i < ATMEL_HLCDC_MAX_LAYERS; i++) {
568 if (dc->layers[i])
569 cfg |= ATMEL_HLCDC_LAYER_STATUS(i);
570 }
571
572 regmap_write(dc->hlcdc->regmap, ATMEL_HLCDC_IER, cfg);
573}
574
575static void atmel_hlcdc_dc_irq_disable(struct drm_device *dev)
576{
577 struct atmel_hlcdc_dc *dc = dev->dev_private;
578 unsigned int isr;
579
580 regmap_write(dc->hlcdc->regmap, ATMEL_HLCDC_IDR, 0xffffffff);
581 regmap_read(dc->hlcdc->regmap, ATMEL_HLCDC_ISR, &isr);
582}
583
584static int atmel_hlcdc_dc_irq_install(struct drm_device *dev, unsigned int irq)
585{
586 int ret;
587
588 atmel_hlcdc_dc_irq_disable(dev);
589
590 ret = devm_request_irq(dev->dev, irq, atmel_hlcdc_dc_irq_handler, 0,
591 dev->driver->name, dev);
592 if (ret)
593 return ret;
594
595 atmel_hlcdc_dc_irq_postinstall(dev);
596
597 return 0;
598}
599
600static void atmel_hlcdc_dc_irq_uninstall(struct drm_device *dev)
601{
602 atmel_hlcdc_dc_irq_disable(dev);
603}
604
605static const struct drm_mode_config_funcs mode_config_funcs = {
606 .fb_create = drm_gem_fb_create,
607 .atomic_check = drm_atomic_helper_check,
608 .atomic_commit = drm_atomic_helper_commit,
609};
610
611static int atmel_hlcdc_dc_modeset_init(struct drm_device *dev)
612{
613 struct atmel_hlcdc_dc *dc = dev->dev_private;
614 int ret;
615
616 drm_mode_config_init(dev);
617
618 ret = atmel_hlcdc_create_outputs(dev);
619 if (ret) {
620 dev_err(dev->dev, "failed to create HLCDC outputs: %d\n", ret);
621 return ret;
622 }
623
624 ret = atmel_hlcdc_create_planes(dev);
625 if (ret) {
626 dev_err(dev->dev, "failed to create planes: %d\n", ret);
627 return ret;
628 }
629
630 ret = atmel_hlcdc_crtc_create(dev);
631 if (ret) {
632 dev_err(dev->dev, "failed to create crtc\n");
633 return ret;
634 }
635
636 dev->mode_config.min_width = dc->desc->min_width;
637 dev->mode_config.min_height = dc->desc->min_height;
638 dev->mode_config.max_width = dc->desc->max_width;
639 dev->mode_config.max_height = dc->desc->max_height;
640 dev->mode_config.funcs = &mode_config_funcs;
641 dev->mode_config.async_page_flip = true;
642
643 return 0;
644}
645
646static int atmel_hlcdc_dc_load(struct drm_device *dev)
647{
648 struct platform_device *pdev = to_platform_device(dev->dev);
649 const struct of_device_id *match;
650 struct atmel_hlcdc_dc *dc;
651 int ret;
652
653 match = of_match_node(atmel_hlcdc_of_match, dev->dev->parent->of_node);
654 if (!match) {
655 dev_err(&pdev->dev, "invalid compatible string\n");
656 return -ENODEV;
657 }
658
659 if (!match->data) {
660 dev_err(&pdev->dev, "invalid hlcdc description\n");
661 return -EINVAL;
662 }
663
664 dc = devm_kzalloc(dev->dev, sizeof(*dc), GFP_KERNEL);
665 if (!dc)
666 return -ENOMEM;
667
668 dc->desc = match->data;
669 dc->hlcdc = dev_get_drvdata(dev->dev->parent);
670 dev->dev_private = dc;
671
672 ret = clk_prepare_enable(dc->hlcdc->periph_clk);
673 if (ret) {
674 dev_err(dev->dev, "failed to enable periph_clk\n");
675 return ret;
676 }
677
678 pm_runtime_enable(dev->dev);
679
680 ret = drm_vblank_init(dev, 1);
681 if (ret < 0) {
682 dev_err(dev->dev, "failed to initialize vblank\n");
683 goto err_periph_clk_disable;
684 }
685
686 ret = atmel_hlcdc_dc_modeset_init(dev);
687 if (ret < 0) {
688 dev_err(dev->dev, "failed to initialize mode setting\n");
689 goto err_periph_clk_disable;
690 }
691
692 drm_mode_config_reset(dev);
693
694 pm_runtime_get_sync(dev->dev);
695 ret = atmel_hlcdc_dc_irq_install(dev, dc->hlcdc->irq);
696 pm_runtime_put_sync(dev->dev);
697 if (ret < 0) {
698 dev_err(dev->dev, "failed to install IRQ handler\n");
699 goto err_periph_clk_disable;
700 }
701
702 platform_set_drvdata(pdev, dev);
703
704 drm_kms_helper_poll_init(dev);
705
706 return 0;
707
708err_periph_clk_disable:
709 pm_runtime_disable(dev->dev);
710 clk_disable_unprepare(dc->hlcdc->periph_clk);
711
712 return ret;
713}
714
715static void atmel_hlcdc_dc_unload(struct drm_device *dev)
716{
717 struct atmel_hlcdc_dc *dc = dev->dev_private;
718
719 drm_kms_helper_poll_fini(dev);
720 drm_atomic_helper_shutdown(dev);
721 drm_mode_config_cleanup(dev);
722
723 pm_runtime_get_sync(dev->dev);
724 atmel_hlcdc_dc_irq_uninstall(dev);
725 pm_runtime_put_sync(dev->dev);
726
727 dev->dev_private = NULL;
728
729 pm_runtime_disable(dev->dev);
730 clk_disable_unprepare(dc->hlcdc->periph_clk);
731}
732
733DEFINE_DRM_GEM_DMA_FOPS(fops);
734
735static const struct drm_driver atmel_hlcdc_dc_driver = {
736 .driver_features = DRIVER_GEM | DRIVER_MODESET | DRIVER_ATOMIC,
737 DRM_GEM_DMA_DRIVER_OPS,
738 .fops = &fops,
739 .name = "atmel-hlcdc",
740 .desc = "Atmel HLCD Controller DRM",
741 .date = "20141504",
742 .major = 1,
743 .minor = 0,
744};
745
746static int atmel_hlcdc_dc_drm_probe(struct platform_device *pdev)
747{
748 struct drm_device *ddev;
749 int ret;
750
751 ddev = drm_dev_alloc(&atmel_hlcdc_dc_driver, &pdev->dev);
752 if (IS_ERR(ddev))
753 return PTR_ERR(ddev);
754
755 ret = atmel_hlcdc_dc_load(ddev);
756 if (ret)
757 goto err_put;
758
759 ret = drm_dev_register(ddev, 0);
760 if (ret)
761 goto err_unload;
762
763 drm_fbdev_generic_setup(ddev, 24);
764
765 return 0;
766
767err_unload:
768 atmel_hlcdc_dc_unload(ddev);
769
770err_put:
771 drm_dev_put(ddev);
772
773 return ret;
774}
775
776static int atmel_hlcdc_dc_drm_remove(struct platform_device *pdev)
777{
778 struct drm_device *ddev = platform_get_drvdata(pdev);
779
780 drm_dev_unregister(ddev);
781 atmel_hlcdc_dc_unload(ddev);
782 drm_dev_put(ddev);
783
784 return 0;
785}
786
787#ifdef CONFIG_PM_SLEEP
788static int atmel_hlcdc_dc_drm_suspend(struct device *dev)
789{
790 struct drm_device *drm_dev = dev_get_drvdata(dev);
791 struct atmel_hlcdc_dc *dc = drm_dev->dev_private;
792 struct regmap *regmap = dc->hlcdc->regmap;
793 struct drm_atomic_state *state;
794
795 state = drm_atomic_helper_suspend(drm_dev);
796 if (IS_ERR(state))
797 return PTR_ERR(state);
798
799 dc->suspend.state = state;
800
801 regmap_read(regmap, ATMEL_HLCDC_IMR, &dc->suspend.imr);
802 regmap_write(regmap, ATMEL_HLCDC_IDR, dc->suspend.imr);
803 clk_disable_unprepare(dc->hlcdc->periph_clk);
804
805 return 0;
806}
807
808static int atmel_hlcdc_dc_drm_resume(struct device *dev)
809{
810 struct drm_device *drm_dev = dev_get_drvdata(dev);
811 struct atmel_hlcdc_dc *dc = drm_dev->dev_private;
812
813 clk_prepare_enable(dc->hlcdc->periph_clk);
814 regmap_write(dc->hlcdc->regmap, ATMEL_HLCDC_IER, dc->suspend.imr);
815
816 return drm_atomic_helper_resume(drm_dev, dc->suspend.state);
817}
818#endif
819
820static SIMPLE_DEV_PM_OPS(atmel_hlcdc_dc_drm_pm_ops,
821 atmel_hlcdc_dc_drm_suspend, atmel_hlcdc_dc_drm_resume);
822
823static const struct of_device_id atmel_hlcdc_dc_of_match[] = {
824 { .compatible = "atmel,hlcdc-display-controller" },
825 { },
826};
827
828static struct platform_driver atmel_hlcdc_dc_platform_driver = {
829 .probe = atmel_hlcdc_dc_drm_probe,
830 .remove = atmel_hlcdc_dc_drm_remove,
831 .driver = {
832 .name = "atmel-hlcdc-display-controller",
833 .pm = &atmel_hlcdc_dc_drm_pm_ops,
834 .of_match_table = atmel_hlcdc_dc_of_match,
835 },
836};
837drm_module_platform_driver(atmel_hlcdc_dc_platform_driver);
838
839MODULE_AUTHOR("Jean-Jacques Hiblot <jjhiblot@traphandler.com>");
840MODULE_AUTHOR("Boris Brezillon <boris.brezillon@free-electrons.com>");
841MODULE_DESCRIPTION("Atmel HLCDC Display Controller DRM Driver");
842MODULE_LICENSE("GPL");
843MODULE_ALIAS("platform:atmel-hlcdc-dc");