Loading...
1/*
2 * CE4100's SPI device is more or less the same one as found on PXA
3 *
4 */
5#include <linux/pci.h>
6#include <linux/platform_device.h>
7#include <linux/of_device.h>
8#include <linux/module.h>
9#include <linux/spi/pxa2xx_spi.h>
10#include <linux/clk-provider.h>
11
12#include <linux/dmaengine.h>
13#include <linux/platform_data/dma-dw.h>
14
15enum {
16 PORT_CE4100,
17 PORT_BYT,
18 PORT_BSW0,
19 PORT_BSW1,
20 PORT_BSW2,
21 PORT_QUARK_X1000,
22 PORT_LPT,
23};
24
25struct pxa_spi_info {
26 enum pxa_ssp_type type;
27 int port_id;
28 int num_chipselect;
29 unsigned long max_clk_rate;
30
31 /* DMA channel request parameters */
32 void *tx_param;
33 void *rx_param;
34};
35
36static struct dw_dma_slave byt_tx_param = { .dst_id = 0 };
37static struct dw_dma_slave byt_rx_param = { .src_id = 1 };
38
39static struct dw_dma_slave bsw0_tx_param = { .dst_id = 0 };
40static struct dw_dma_slave bsw0_rx_param = { .src_id = 1 };
41static struct dw_dma_slave bsw1_tx_param = { .dst_id = 6 };
42static struct dw_dma_slave bsw1_rx_param = { .src_id = 7 };
43static struct dw_dma_slave bsw2_tx_param = { .dst_id = 8 };
44static struct dw_dma_slave bsw2_rx_param = { .src_id = 9 };
45
46static struct dw_dma_slave lpt_tx_param = { .dst_id = 0 };
47static struct dw_dma_slave lpt_rx_param = { .src_id = 1 };
48
49static bool lpss_dma_filter(struct dma_chan *chan, void *param)
50{
51 struct dw_dma_slave *dws = param;
52
53 if (dws->dma_dev != chan->device->dev)
54 return false;
55
56 chan->private = dws;
57 return true;
58}
59
60static struct pxa_spi_info spi_info_configs[] = {
61 [PORT_CE4100] = {
62 .type = PXA25x_SSP,
63 .port_id = -1,
64 .num_chipselect = -1,
65 .max_clk_rate = 3686400,
66 },
67 [PORT_BYT] = {
68 .type = LPSS_BYT_SSP,
69 .port_id = 0,
70 .num_chipselect = 1,
71 .max_clk_rate = 50000000,
72 .tx_param = &byt_tx_param,
73 .rx_param = &byt_rx_param,
74 },
75 [PORT_BSW0] = {
76 .type = LPSS_BYT_SSP,
77 .port_id = 0,
78 .num_chipselect = 1,
79 .max_clk_rate = 50000000,
80 .tx_param = &bsw0_tx_param,
81 .rx_param = &bsw0_rx_param,
82 },
83 [PORT_BSW1] = {
84 .type = LPSS_BYT_SSP,
85 .port_id = 1,
86 .num_chipselect = 1,
87 .max_clk_rate = 50000000,
88 .tx_param = &bsw1_tx_param,
89 .rx_param = &bsw1_rx_param,
90 },
91 [PORT_BSW2] = {
92 .type = LPSS_BYT_SSP,
93 .port_id = 2,
94 .num_chipselect = 1,
95 .max_clk_rate = 50000000,
96 .tx_param = &bsw2_tx_param,
97 .rx_param = &bsw2_rx_param,
98 },
99 [PORT_QUARK_X1000] = {
100 .type = QUARK_X1000_SSP,
101 .port_id = -1,
102 .num_chipselect = 1,
103 .max_clk_rate = 50000000,
104 },
105 [PORT_LPT] = {
106 .type = LPSS_LPT_SSP,
107 .port_id = 0,
108 .num_chipselect = 1,
109 .max_clk_rate = 50000000,
110 .tx_param = &lpt_tx_param,
111 .rx_param = &lpt_rx_param,
112 },
113};
114
115static int pxa2xx_spi_pci_probe(struct pci_dev *dev,
116 const struct pci_device_id *ent)
117{
118 struct platform_device_info pi;
119 int ret;
120 struct platform_device *pdev;
121 struct pxa2xx_spi_master spi_pdata;
122 struct ssp_device *ssp;
123 struct pxa_spi_info *c;
124 char buf[40];
125 struct pci_dev *dma_dev;
126
127 ret = pcim_enable_device(dev);
128 if (ret)
129 return ret;
130
131 ret = pcim_iomap_regions(dev, 1 << 0, "PXA2xx SPI");
132 if (ret)
133 return ret;
134
135 c = &spi_info_configs[ent->driver_data];
136
137 memset(&spi_pdata, 0, sizeof(spi_pdata));
138 spi_pdata.num_chipselect = (c->num_chipselect > 0) ?
139 c->num_chipselect : dev->devfn;
140
141 dma_dev = pci_get_slot(dev->bus, PCI_DEVFN(PCI_SLOT(dev->devfn), 0));
142
143 if (c->tx_param) {
144 struct dw_dma_slave *slave = c->tx_param;
145
146 slave->dma_dev = &dma_dev->dev;
147 slave->src_master = 1;
148 slave->dst_master = 0;
149 }
150
151 if (c->rx_param) {
152 struct dw_dma_slave *slave = c->rx_param;
153
154 slave->dma_dev = &dma_dev->dev;
155 slave->src_master = 1;
156 slave->dst_master = 0;
157 }
158
159 spi_pdata.dma_filter = lpss_dma_filter;
160 spi_pdata.tx_param = c->tx_param;
161 spi_pdata.rx_param = c->rx_param;
162 spi_pdata.enable_dma = c->rx_param && c->tx_param;
163
164 ssp = &spi_pdata.ssp;
165 ssp->phys_base = pci_resource_start(dev, 0);
166 ssp->mmio_base = pcim_iomap_table(dev)[0];
167 if (!ssp->mmio_base) {
168 dev_err(&dev->dev, "failed to ioremap() registers\n");
169 return -EIO;
170 }
171 ssp->irq = dev->irq;
172 ssp->port_id = (c->port_id >= 0) ? c->port_id : dev->devfn;
173 ssp->type = c->type;
174
175 snprintf(buf, sizeof(buf), "pxa2xx-spi.%d", ssp->port_id);
176 ssp->clk = clk_register_fixed_rate(&dev->dev, buf , NULL,
177 CLK_IS_ROOT, c->max_clk_rate);
178 if (IS_ERR(ssp->clk))
179 return PTR_ERR(ssp->clk);
180
181 memset(&pi, 0, sizeof(pi));
182 pi.parent = &dev->dev;
183 pi.name = "pxa2xx-spi";
184 pi.id = ssp->port_id;
185 pi.data = &spi_pdata;
186 pi.size_data = sizeof(spi_pdata);
187
188 pdev = platform_device_register_full(&pi);
189 if (IS_ERR(pdev)) {
190 clk_unregister(ssp->clk);
191 return PTR_ERR(pdev);
192 }
193
194 pci_set_drvdata(dev, pdev);
195
196 return 0;
197}
198
199static void pxa2xx_spi_pci_remove(struct pci_dev *dev)
200{
201 struct platform_device *pdev = pci_get_drvdata(dev);
202 struct pxa2xx_spi_master *spi_pdata;
203
204 spi_pdata = dev_get_platdata(&pdev->dev);
205
206 platform_device_unregister(pdev);
207 clk_unregister(spi_pdata->ssp.clk);
208}
209
210static const struct pci_device_id pxa2xx_spi_pci_devices[] = {
211 { PCI_VDEVICE(INTEL, 0x2e6a), PORT_CE4100 },
212 { PCI_VDEVICE(INTEL, 0x0935), PORT_QUARK_X1000 },
213 { PCI_VDEVICE(INTEL, 0x0f0e), PORT_BYT },
214 { PCI_VDEVICE(INTEL, 0x228e), PORT_BSW0 },
215 { PCI_VDEVICE(INTEL, 0x2290), PORT_BSW1 },
216 { PCI_VDEVICE(INTEL, 0x22ac), PORT_BSW2 },
217 { PCI_VDEVICE(INTEL, 0x9ce6), PORT_LPT },
218 { },
219};
220MODULE_DEVICE_TABLE(pci, pxa2xx_spi_pci_devices);
221
222static struct pci_driver pxa2xx_spi_pci_driver = {
223 .name = "pxa2xx_spi_pci",
224 .id_table = pxa2xx_spi_pci_devices,
225 .probe = pxa2xx_spi_pci_probe,
226 .remove = pxa2xx_spi_pci_remove,
227};
228
229module_pci_driver(pxa2xx_spi_pci_driver);
230
231MODULE_DESCRIPTION("CE4100/LPSS PCI-SPI glue code for PXA's driver");
232MODULE_LICENSE("GPL v2");
233MODULE_AUTHOR("Sebastian Andrzej Siewior <bigeasy@linutronix.de>");
1/*
2 * CE4100's SPI device is more or less the same one as found on PXA
3 *
4 * Copyright (C) 2016, Intel Corporation
5 */
6#include <linux/clk-provider.h>
7#include <linux/module.h>
8#include <linux/of_device.h>
9#include <linux/pci.h>
10#include <linux/platform_device.h>
11#include <linux/spi/pxa2xx_spi.h>
12
13#include <linux/dmaengine.h>
14#include <linux/platform_data/dma-dw.h>
15
16enum {
17 PORT_QUARK_X1000,
18 PORT_BYT,
19 PORT_MRFLD,
20 PORT_BSW0,
21 PORT_BSW1,
22 PORT_BSW2,
23 PORT_CE4100,
24 PORT_LPT,
25};
26
27struct pxa_spi_info {
28 enum pxa_ssp_type type;
29 int port_id;
30 int num_chipselect;
31 unsigned long max_clk_rate;
32
33 /* DMA channel request parameters */
34 bool (*dma_filter)(struct dma_chan *chan, void *param);
35 void *tx_param;
36 void *rx_param;
37
38 int (*setup)(struct pci_dev *pdev, struct pxa_spi_info *c);
39};
40
41static struct dw_dma_slave byt_tx_param = { .dst_id = 0 };
42static struct dw_dma_slave byt_rx_param = { .src_id = 1 };
43
44static struct dw_dma_slave bsw0_tx_param = { .dst_id = 0 };
45static struct dw_dma_slave bsw0_rx_param = { .src_id = 1 };
46static struct dw_dma_slave bsw1_tx_param = { .dst_id = 6 };
47static struct dw_dma_slave bsw1_rx_param = { .src_id = 7 };
48static struct dw_dma_slave bsw2_tx_param = { .dst_id = 8 };
49static struct dw_dma_slave bsw2_rx_param = { .src_id = 9 };
50
51static struct dw_dma_slave lpt_tx_param = { .dst_id = 0 };
52static struct dw_dma_slave lpt_rx_param = { .src_id = 1 };
53
54static bool lpss_dma_filter(struct dma_chan *chan, void *param)
55{
56 struct dw_dma_slave *dws = param;
57
58 if (dws->dma_dev != chan->device->dev)
59 return false;
60
61 chan->private = dws;
62 return true;
63}
64
65static int lpss_spi_setup(struct pci_dev *dev, struct pxa_spi_info *c)
66{
67 struct pci_dev *dma_dev;
68
69 c->num_chipselect = 1;
70 c->max_clk_rate = 50000000;
71
72 dma_dev = pci_get_slot(dev->bus, PCI_DEVFN(PCI_SLOT(dev->devfn), 0));
73
74 if (c->tx_param) {
75 struct dw_dma_slave *slave = c->tx_param;
76
77 slave->dma_dev = &dma_dev->dev;
78 slave->m_master = 0;
79 slave->p_master = 1;
80 }
81
82 if (c->rx_param) {
83 struct dw_dma_slave *slave = c->rx_param;
84
85 slave->dma_dev = &dma_dev->dev;
86 slave->m_master = 0;
87 slave->p_master = 1;
88 }
89
90 c->dma_filter = lpss_dma_filter;
91 return 0;
92}
93
94static int mrfld_spi_setup(struct pci_dev *dev, struct pxa_spi_info *c)
95{
96 switch (PCI_FUNC(dev->devfn)) {
97 case 0:
98 c->port_id = 3;
99 c->num_chipselect = 1;
100 break;
101 case 1:
102 c->port_id = 5;
103 c->num_chipselect = 4;
104 break;
105 case 2:
106 c->port_id = 6;
107 c->num_chipselect = 1;
108 break;
109 default:
110 return -ENODEV;
111 }
112 return 0;
113}
114
115static struct pxa_spi_info spi_info_configs[] = {
116 [PORT_CE4100] = {
117 .type = PXA25x_SSP,
118 .port_id = -1,
119 .num_chipselect = -1,
120 .max_clk_rate = 3686400,
121 },
122 [PORT_BYT] = {
123 .type = LPSS_BYT_SSP,
124 .port_id = 0,
125 .setup = lpss_spi_setup,
126 .tx_param = &byt_tx_param,
127 .rx_param = &byt_rx_param,
128 },
129 [PORT_BSW0] = {
130 .type = LPSS_BSW_SSP,
131 .port_id = 0,
132 .setup = lpss_spi_setup,
133 .tx_param = &bsw0_tx_param,
134 .rx_param = &bsw0_rx_param,
135 },
136 [PORT_BSW1] = {
137 .type = LPSS_BSW_SSP,
138 .port_id = 1,
139 .setup = lpss_spi_setup,
140 .tx_param = &bsw1_tx_param,
141 .rx_param = &bsw1_rx_param,
142 },
143 [PORT_BSW2] = {
144 .type = LPSS_BSW_SSP,
145 .port_id = 2,
146 .setup = lpss_spi_setup,
147 .tx_param = &bsw2_tx_param,
148 .rx_param = &bsw2_rx_param,
149 },
150 [PORT_MRFLD] = {
151 .type = PXA27x_SSP,
152 .max_clk_rate = 25000000,
153 .setup = mrfld_spi_setup,
154 },
155 [PORT_QUARK_X1000] = {
156 .type = QUARK_X1000_SSP,
157 .port_id = -1,
158 .num_chipselect = 1,
159 .max_clk_rate = 50000000,
160 },
161 [PORT_LPT] = {
162 .type = LPSS_LPT_SSP,
163 .port_id = 0,
164 .setup = lpss_spi_setup,
165 .tx_param = &lpt_tx_param,
166 .rx_param = &lpt_rx_param,
167 },
168};
169
170static int pxa2xx_spi_pci_probe(struct pci_dev *dev,
171 const struct pci_device_id *ent)
172{
173 struct platform_device_info pi;
174 int ret;
175 struct platform_device *pdev;
176 struct pxa2xx_spi_master spi_pdata;
177 struct ssp_device *ssp;
178 struct pxa_spi_info *c;
179 char buf[40];
180
181 ret = pcim_enable_device(dev);
182 if (ret)
183 return ret;
184
185 ret = pcim_iomap_regions(dev, 1 << 0, "PXA2xx SPI");
186 if (ret)
187 return ret;
188
189 c = &spi_info_configs[ent->driver_data];
190 if (c->setup) {
191 ret = c->setup(dev, c);
192 if (ret)
193 return ret;
194 }
195
196 memset(&spi_pdata, 0, sizeof(spi_pdata));
197 spi_pdata.num_chipselect = (c->num_chipselect > 0) ? c->num_chipselect : dev->devfn;
198 spi_pdata.dma_filter = c->dma_filter;
199 spi_pdata.tx_param = c->tx_param;
200 spi_pdata.rx_param = c->rx_param;
201 spi_pdata.enable_dma = c->rx_param && c->tx_param;
202
203 ssp = &spi_pdata.ssp;
204 ssp->phys_base = pci_resource_start(dev, 0);
205 ssp->mmio_base = pcim_iomap_table(dev)[0];
206 ssp->irq = dev->irq;
207 ssp->port_id = (c->port_id >= 0) ? c->port_id : dev->devfn;
208 ssp->type = c->type;
209
210 snprintf(buf, sizeof(buf), "pxa2xx-spi.%d", ssp->port_id);
211 ssp->clk = clk_register_fixed_rate(&dev->dev, buf , NULL, 0,
212 c->max_clk_rate);
213 if (IS_ERR(ssp->clk))
214 return PTR_ERR(ssp->clk);
215
216 memset(&pi, 0, sizeof(pi));
217 pi.fwnode = dev->dev.fwnode;
218 pi.parent = &dev->dev;
219 pi.name = "pxa2xx-spi";
220 pi.id = ssp->port_id;
221 pi.data = &spi_pdata;
222 pi.size_data = sizeof(spi_pdata);
223
224 pdev = platform_device_register_full(&pi);
225 if (IS_ERR(pdev)) {
226 clk_unregister(ssp->clk);
227 return PTR_ERR(pdev);
228 }
229
230 pci_set_drvdata(dev, pdev);
231
232 return 0;
233}
234
235static void pxa2xx_spi_pci_remove(struct pci_dev *dev)
236{
237 struct platform_device *pdev = pci_get_drvdata(dev);
238 struct pxa2xx_spi_master *spi_pdata;
239
240 spi_pdata = dev_get_platdata(&pdev->dev);
241
242 platform_device_unregister(pdev);
243 clk_unregister(spi_pdata->ssp.clk);
244}
245
246static const struct pci_device_id pxa2xx_spi_pci_devices[] = {
247 { PCI_VDEVICE(INTEL, 0x0935), PORT_QUARK_X1000 },
248 { PCI_VDEVICE(INTEL, 0x0f0e), PORT_BYT },
249 { PCI_VDEVICE(INTEL, 0x1194), PORT_MRFLD },
250 { PCI_VDEVICE(INTEL, 0x228e), PORT_BSW0 },
251 { PCI_VDEVICE(INTEL, 0x2290), PORT_BSW1 },
252 { PCI_VDEVICE(INTEL, 0x22ac), PORT_BSW2 },
253 { PCI_VDEVICE(INTEL, 0x2e6a), PORT_CE4100 },
254 { PCI_VDEVICE(INTEL, 0x9ce6), PORT_LPT },
255 { },
256};
257MODULE_DEVICE_TABLE(pci, pxa2xx_spi_pci_devices);
258
259static struct pci_driver pxa2xx_spi_pci_driver = {
260 .name = "pxa2xx_spi_pci",
261 .id_table = pxa2xx_spi_pci_devices,
262 .probe = pxa2xx_spi_pci_probe,
263 .remove = pxa2xx_spi_pci_remove,
264};
265
266module_pci_driver(pxa2xx_spi_pci_driver);
267
268MODULE_DESCRIPTION("CE4100/LPSS PCI-SPI glue code for PXA's driver");
269MODULE_LICENSE("GPL v2");
270MODULE_AUTHOR("Sebastian Andrzej Siewior <bigeasy@linutronix.de>");