Loading...
1/* QLogic qed NIC Driver
2 * Copyright (c) 2015-2017 QLogic Corporation
3 *
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
9 *
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
12 * conditions are met:
13 *
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
16 * disclaimer.
17 *
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and /or other materials
21 * provided with the distribution.
22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 * SOFTWARE.
31 */
32
33#include <linux/types.h>
34#include <asm/byteorder.h>
35#include <linux/dma-mapping.h>
36#include <linux/if_vlan.h>
37#include <linux/kernel.h>
38#include <linux/pci.h>
39#include <linux/slab.h>
40#include <linux/stddef.h>
41#include <linux/workqueue.h>
42#include <net/ipv6.h>
43#include <linux/bitops.h>
44#include <linux/delay.h>
45#include <linux/errno.h>
46#include <linux/etherdevice.h>
47#include <linux/io.h>
48#include <linux/list.h>
49#include <linux/mutex.h>
50#include <linux/spinlock.h>
51#include <linux/string.h>
52#include <linux/qed/qed_ll2_if.h>
53#include "qed.h"
54#include "qed_cxt.h"
55#include "qed_dev_api.h"
56#include "qed_hsi.h"
57#include "qed_hw.h"
58#include "qed_int.h"
59#include "qed_ll2.h"
60#include "qed_mcp.h"
61#include "qed_ooo.h"
62#include "qed_reg_addr.h"
63#include "qed_sp.h"
64#include "qed_rdma.h"
65
66#define QED_LL2_RX_REGISTERED(ll2) ((ll2)->rx_queue.b_cb_registred)
67#define QED_LL2_TX_REGISTERED(ll2) ((ll2)->tx_queue.b_cb_registred)
68
69#define QED_LL2_TX_SIZE (256)
70#define QED_LL2_RX_SIZE (4096)
71
72struct qed_cb_ll2_info {
73 int rx_cnt;
74 u32 rx_size;
75 u8 handle;
76
77 /* Lock protecting LL2 buffer lists in sleepless context */
78 spinlock_t lock;
79 struct list_head list;
80
81 const struct qed_ll2_cb_ops *cbs;
82 void *cb_cookie;
83};
84
85struct qed_ll2_buffer {
86 struct list_head list;
87 void *data;
88 dma_addr_t phys_addr;
89};
90
91static void qed_ll2b_complete_tx_packet(void *cxt,
92 u8 connection_handle,
93 void *cookie,
94 dma_addr_t first_frag_addr,
95 bool b_last_fragment,
96 bool b_last_packet)
97{
98 struct qed_hwfn *p_hwfn = cxt;
99 struct qed_dev *cdev = p_hwfn->cdev;
100 struct sk_buff *skb = cookie;
101
102 /* All we need to do is release the mapping */
103 dma_unmap_single(&p_hwfn->cdev->pdev->dev, first_frag_addr,
104 skb_headlen(skb), DMA_TO_DEVICE);
105
106 if (cdev->ll2->cbs && cdev->ll2->cbs->tx_cb)
107 cdev->ll2->cbs->tx_cb(cdev->ll2->cb_cookie, skb,
108 b_last_fragment);
109
110 dev_kfree_skb_any(skb);
111}
112
113static int qed_ll2_alloc_buffer(struct qed_dev *cdev,
114 u8 **data, dma_addr_t *phys_addr)
115{
116 *data = kmalloc(cdev->ll2->rx_size, GFP_ATOMIC);
117 if (!(*data)) {
118 DP_INFO(cdev, "Failed to allocate LL2 buffer data\n");
119 return -ENOMEM;
120 }
121
122 *phys_addr = dma_map_single(&cdev->pdev->dev,
123 ((*data) + NET_SKB_PAD),
124 cdev->ll2->rx_size, DMA_FROM_DEVICE);
125 if (dma_mapping_error(&cdev->pdev->dev, *phys_addr)) {
126 DP_INFO(cdev, "Failed to map LL2 buffer data\n");
127 kfree((*data));
128 return -ENOMEM;
129 }
130
131 return 0;
132}
133
134static int qed_ll2_dealloc_buffer(struct qed_dev *cdev,
135 struct qed_ll2_buffer *buffer)
136{
137 spin_lock_bh(&cdev->ll2->lock);
138
139 dma_unmap_single(&cdev->pdev->dev, buffer->phys_addr,
140 cdev->ll2->rx_size, DMA_FROM_DEVICE);
141 kfree(buffer->data);
142 list_del(&buffer->list);
143
144 cdev->ll2->rx_cnt--;
145 if (!cdev->ll2->rx_cnt)
146 DP_INFO(cdev, "All LL2 entries were removed\n");
147
148 spin_unlock_bh(&cdev->ll2->lock);
149
150 return 0;
151}
152
153static void qed_ll2_kill_buffers(struct qed_dev *cdev)
154{
155 struct qed_ll2_buffer *buffer, *tmp_buffer;
156
157 list_for_each_entry_safe(buffer, tmp_buffer, &cdev->ll2->list, list)
158 qed_ll2_dealloc_buffer(cdev, buffer);
159}
160
161void qed_ll2b_complete_rx_packet(void *cxt, struct qed_ll2_comp_rx_data *data)
162{
163 struct qed_hwfn *p_hwfn = cxt;
164 struct qed_ll2_buffer *buffer = data->cookie;
165 struct qed_dev *cdev = p_hwfn->cdev;
166 dma_addr_t new_phys_addr;
167 struct sk_buff *skb;
168 bool reuse = false;
169 int rc = -EINVAL;
170 u8 *new_data;
171
172 DP_VERBOSE(p_hwfn,
173 (NETIF_MSG_RX_STATUS | QED_MSG_STORAGE | NETIF_MSG_PKTDATA),
174 "Got an LL2 Rx completion: [Buffer at phys 0x%llx, offset 0x%02x] Length 0x%04x Parse_flags 0x%04x vlan 0x%04x Opaque data [0x%08x:0x%08x]\n",
175 (u64)data->rx_buf_addr,
176 data->u.placement_offset,
177 data->length.packet_length,
178 data->parse_flags,
179 data->vlan, data->opaque_data_0, data->opaque_data_1);
180
181 if ((cdev->dp_module & NETIF_MSG_PKTDATA) && buffer->data) {
182 print_hex_dump(KERN_INFO, "",
183 DUMP_PREFIX_OFFSET, 16, 1,
184 buffer->data, data->length.packet_length, false);
185 }
186
187 /* Determine if data is valid */
188 if (data->length.packet_length < ETH_HLEN)
189 reuse = true;
190
191 /* Allocate a replacement for buffer; Reuse upon failure */
192 if (!reuse)
193 rc = qed_ll2_alloc_buffer(p_hwfn->cdev, &new_data,
194 &new_phys_addr);
195
196 /* If need to reuse or there's no replacement buffer, repost this */
197 if (rc)
198 goto out_post;
199 dma_unmap_single(&cdev->pdev->dev, buffer->phys_addr,
200 cdev->ll2->rx_size, DMA_FROM_DEVICE);
201
202 skb = build_skb(buffer->data, 0);
203 if (!skb) {
204 rc = -ENOMEM;
205 goto out_post;
206 }
207
208 data->u.placement_offset += NET_SKB_PAD;
209 skb_reserve(skb, data->u.placement_offset);
210 skb_put(skb, data->length.packet_length);
211 skb_checksum_none_assert(skb);
212
213 /* Get parital ethernet information instead of eth_type_trans(),
214 * Since we don't have an associated net_device.
215 */
216 skb_reset_mac_header(skb);
217 skb->protocol = eth_hdr(skb)->h_proto;
218
219 /* Pass SKB onward */
220 if (cdev->ll2->cbs && cdev->ll2->cbs->rx_cb) {
221 if (data->vlan)
222 __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q),
223 data->vlan);
224 cdev->ll2->cbs->rx_cb(cdev->ll2->cb_cookie, skb,
225 data->opaque_data_0,
226 data->opaque_data_1);
227 }
228
229 /* Update Buffer information and update FW producer */
230 buffer->data = new_data;
231 buffer->phys_addr = new_phys_addr;
232
233out_post:
234 rc = qed_ll2_post_rx_buffer(QED_LEADING_HWFN(cdev), cdev->ll2->handle,
235 buffer->phys_addr, 0, buffer, 1);
236
237 if (rc)
238 qed_ll2_dealloc_buffer(cdev, buffer);
239}
240
241static struct qed_ll2_info *__qed_ll2_handle_sanity(struct qed_hwfn *p_hwfn,
242 u8 connection_handle,
243 bool b_lock,
244 bool b_only_active)
245{
246 struct qed_ll2_info *p_ll2_conn, *p_ret = NULL;
247
248 if (connection_handle >= QED_MAX_NUM_OF_LL2_CONNECTIONS)
249 return NULL;
250
251 if (!p_hwfn->p_ll2_info)
252 return NULL;
253
254 p_ll2_conn = &p_hwfn->p_ll2_info[connection_handle];
255
256 if (b_only_active) {
257 if (b_lock)
258 mutex_lock(&p_ll2_conn->mutex);
259 if (p_ll2_conn->b_active)
260 p_ret = p_ll2_conn;
261 if (b_lock)
262 mutex_unlock(&p_ll2_conn->mutex);
263 } else {
264 p_ret = p_ll2_conn;
265 }
266
267 return p_ret;
268}
269
270static struct qed_ll2_info *qed_ll2_handle_sanity(struct qed_hwfn *p_hwfn,
271 u8 connection_handle)
272{
273 return __qed_ll2_handle_sanity(p_hwfn, connection_handle, false, true);
274}
275
276static struct qed_ll2_info *qed_ll2_handle_sanity_lock(struct qed_hwfn *p_hwfn,
277 u8 connection_handle)
278{
279 return __qed_ll2_handle_sanity(p_hwfn, connection_handle, true, true);
280}
281
282static struct qed_ll2_info *qed_ll2_handle_sanity_inactive(struct qed_hwfn
283 *p_hwfn,
284 u8 connection_handle)
285{
286 return __qed_ll2_handle_sanity(p_hwfn, connection_handle, false, false);
287}
288
289static void qed_ll2_txq_flush(struct qed_hwfn *p_hwfn, u8 connection_handle)
290{
291 bool b_last_packet = false, b_last_frag = false;
292 struct qed_ll2_tx_packet *p_pkt = NULL;
293 struct qed_ll2_info *p_ll2_conn;
294 struct qed_ll2_tx_queue *p_tx;
295 unsigned long flags = 0;
296 dma_addr_t tx_frag;
297
298 p_ll2_conn = qed_ll2_handle_sanity_inactive(p_hwfn, connection_handle);
299 if (!p_ll2_conn)
300 return;
301
302 p_tx = &p_ll2_conn->tx_queue;
303
304 spin_lock_irqsave(&p_tx->lock, flags);
305 while (!list_empty(&p_tx->active_descq)) {
306 p_pkt = list_first_entry(&p_tx->active_descq,
307 struct qed_ll2_tx_packet, list_entry);
308 if (!p_pkt)
309 break;
310
311 list_del(&p_pkt->list_entry);
312 b_last_packet = list_empty(&p_tx->active_descq);
313 list_add_tail(&p_pkt->list_entry, &p_tx->free_descq);
314 spin_unlock_irqrestore(&p_tx->lock, flags);
315 if (p_ll2_conn->input.conn_type == QED_LL2_TYPE_OOO) {
316 struct qed_ooo_buffer *p_buffer;
317
318 p_buffer = (struct qed_ooo_buffer *)p_pkt->cookie;
319 qed_ooo_put_free_buffer(p_hwfn, p_hwfn->p_ooo_info,
320 p_buffer);
321 } else {
322 p_tx->cur_completing_packet = *p_pkt;
323 p_tx->cur_completing_bd_idx = 1;
324 b_last_frag =
325 p_tx->cur_completing_bd_idx == p_pkt->bd_used;
326 tx_frag = p_pkt->bds_set[0].tx_frag;
327 p_ll2_conn->cbs.tx_release_cb(p_ll2_conn->cbs.cookie,
328 p_ll2_conn->my_id,
329 p_pkt->cookie,
330 tx_frag,
331 b_last_frag,
332 b_last_packet);
333 }
334 spin_lock_irqsave(&p_tx->lock, flags);
335 }
336 spin_unlock_irqrestore(&p_tx->lock, flags);
337}
338
339static int qed_ll2_txq_completion(struct qed_hwfn *p_hwfn, void *p_cookie)
340{
341 struct qed_ll2_info *p_ll2_conn = p_cookie;
342 struct qed_ll2_tx_queue *p_tx = &p_ll2_conn->tx_queue;
343 u16 new_idx = 0, num_bds = 0, num_bds_in_packet = 0;
344 struct qed_ll2_tx_packet *p_pkt;
345 bool b_last_frag = false;
346 unsigned long flags;
347 int rc = -EINVAL;
348
349 spin_lock_irqsave(&p_tx->lock, flags);
350 if (p_tx->b_completing_packet) {
351 rc = -EBUSY;
352 goto out;
353 }
354
355 new_idx = le16_to_cpu(*p_tx->p_fw_cons);
356 num_bds = ((s16)new_idx - (s16)p_tx->bds_idx);
357 while (num_bds) {
358 if (list_empty(&p_tx->active_descq))
359 goto out;
360
361 p_pkt = list_first_entry(&p_tx->active_descq,
362 struct qed_ll2_tx_packet, list_entry);
363 if (!p_pkt)
364 goto out;
365
366 p_tx->b_completing_packet = true;
367 p_tx->cur_completing_packet = *p_pkt;
368 num_bds_in_packet = p_pkt->bd_used;
369 list_del(&p_pkt->list_entry);
370
371 if (num_bds < num_bds_in_packet) {
372 DP_NOTICE(p_hwfn,
373 "Rest of BDs does not cover whole packet\n");
374 goto out;
375 }
376
377 num_bds -= num_bds_in_packet;
378 p_tx->bds_idx += num_bds_in_packet;
379 while (num_bds_in_packet--)
380 qed_chain_consume(&p_tx->txq_chain);
381
382 p_tx->cur_completing_bd_idx = 1;
383 b_last_frag = p_tx->cur_completing_bd_idx == p_pkt->bd_used;
384 list_add_tail(&p_pkt->list_entry, &p_tx->free_descq);
385
386 spin_unlock_irqrestore(&p_tx->lock, flags);
387
388 p_ll2_conn->cbs.tx_comp_cb(p_ll2_conn->cbs.cookie,
389 p_ll2_conn->my_id,
390 p_pkt->cookie,
391 p_pkt->bds_set[0].tx_frag,
392 b_last_frag, !num_bds);
393
394 spin_lock_irqsave(&p_tx->lock, flags);
395 }
396
397 p_tx->b_completing_packet = false;
398 rc = 0;
399out:
400 spin_unlock_irqrestore(&p_tx->lock, flags);
401 return rc;
402}
403
404static void qed_ll2_rxq_parse_gsi(struct qed_hwfn *p_hwfn,
405 union core_rx_cqe_union *p_cqe,
406 struct qed_ll2_comp_rx_data *data)
407{
408 data->parse_flags = le16_to_cpu(p_cqe->rx_cqe_gsi.parse_flags.flags);
409 data->length.data_length = le16_to_cpu(p_cqe->rx_cqe_gsi.data_length);
410 data->vlan = le16_to_cpu(p_cqe->rx_cqe_gsi.vlan);
411 data->opaque_data_0 = le32_to_cpu(p_cqe->rx_cqe_gsi.src_mac_addrhi);
412 data->opaque_data_1 = le16_to_cpu(p_cqe->rx_cqe_gsi.src_mac_addrlo);
413 data->u.data_length_error = p_cqe->rx_cqe_gsi.data_length_error;
414 data->qp_id = le16_to_cpu(p_cqe->rx_cqe_gsi.qp_id);
415
416 data->src_qp = le32_to_cpu(p_cqe->rx_cqe_gsi.src_qp);
417}
418
419static void qed_ll2_rxq_parse_reg(struct qed_hwfn *p_hwfn,
420 union core_rx_cqe_union *p_cqe,
421 struct qed_ll2_comp_rx_data *data)
422{
423 data->parse_flags = le16_to_cpu(p_cqe->rx_cqe_fp.parse_flags.flags);
424 data->err_flags = le16_to_cpu(p_cqe->rx_cqe_fp.err_flags.flags);
425 data->length.packet_length =
426 le16_to_cpu(p_cqe->rx_cqe_fp.packet_length);
427 data->vlan = le16_to_cpu(p_cqe->rx_cqe_fp.vlan);
428 data->opaque_data_0 = le32_to_cpu(p_cqe->rx_cqe_fp.opaque_data.data[0]);
429 data->opaque_data_1 = le32_to_cpu(p_cqe->rx_cqe_fp.opaque_data.data[1]);
430 data->u.placement_offset = p_cqe->rx_cqe_fp.placement_offset;
431}
432
433static int
434qed_ll2_handle_slowpath(struct qed_hwfn *p_hwfn,
435 struct qed_ll2_info *p_ll2_conn,
436 union core_rx_cqe_union *p_cqe,
437 unsigned long *p_lock_flags)
438{
439 struct qed_ll2_rx_queue *p_rx = &p_ll2_conn->rx_queue;
440 struct core_rx_slow_path_cqe *sp_cqe;
441
442 sp_cqe = &p_cqe->rx_cqe_sp;
443 if (sp_cqe->ramrod_cmd_id != CORE_RAMROD_RX_QUEUE_FLUSH) {
444 DP_NOTICE(p_hwfn,
445 "LL2 - unexpected Rx CQE slowpath ramrod_cmd_id:%d\n",
446 sp_cqe->ramrod_cmd_id);
447 return -EINVAL;
448 }
449
450 if (!p_ll2_conn->cbs.slowpath_cb) {
451 DP_NOTICE(p_hwfn,
452 "LL2 - received RX_QUEUE_FLUSH but no callback was provided\n");
453 return -EINVAL;
454 }
455
456 spin_unlock_irqrestore(&p_rx->lock, *p_lock_flags);
457
458 p_ll2_conn->cbs.slowpath_cb(p_ll2_conn->cbs.cookie,
459 p_ll2_conn->my_id,
460 le32_to_cpu(sp_cqe->opaque_data.data[0]),
461 le32_to_cpu(sp_cqe->opaque_data.data[1]));
462
463 spin_lock_irqsave(&p_rx->lock, *p_lock_flags);
464
465 return 0;
466}
467
468static int
469qed_ll2_rxq_handle_completion(struct qed_hwfn *p_hwfn,
470 struct qed_ll2_info *p_ll2_conn,
471 union core_rx_cqe_union *p_cqe,
472 unsigned long *p_lock_flags, bool b_last_cqe)
473{
474 struct qed_ll2_rx_queue *p_rx = &p_ll2_conn->rx_queue;
475 struct qed_ll2_rx_packet *p_pkt = NULL;
476 struct qed_ll2_comp_rx_data data;
477
478 if (!list_empty(&p_rx->active_descq))
479 p_pkt = list_first_entry(&p_rx->active_descq,
480 struct qed_ll2_rx_packet, list_entry);
481 if (!p_pkt) {
482 DP_NOTICE(p_hwfn,
483 "[%d] LL2 Rx completion but active_descq is empty\n",
484 p_ll2_conn->input.conn_type);
485
486 return -EIO;
487 }
488 list_del(&p_pkt->list_entry);
489
490 if (p_cqe->rx_cqe_sp.type == CORE_RX_CQE_TYPE_REGULAR)
491 qed_ll2_rxq_parse_reg(p_hwfn, p_cqe, &data);
492 else
493 qed_ll2_rxq_parse_gsi(p_hwfn, p_cqe, &data);
494 if (qed_chain_consume(&p_rx->rxq_chain) != p_pkt->rxq_bd)
495 DP_NOTICE(p_hwfn,
496 "Mismatch between active_descq and the LL2 Rx chain\n");
497
498 list_add_tail(&p_pkt->list_entry, &p_rx->free_descq);
499
500 data.connection_handle = p_ll2_conn->my_id;
501 data.cookie = p_pkt->cookie;
502 data.rx_buf_addr = p_pkt->rx_buf_addr;
503 data.b_last_packet = b_last_cqe;
504
505 spin_unlock_irqrestore(&p_rx->lock, *p_lock_flags);
506 p_ll2_conn->cbs.rx_comp_cb(p_ll2_conn->cbs.cookie, &data);
507
508 spin_lock_irqsave(&p_rx->lock, *p_lock_flags);
509
510 return 0;
511}
512
513static int qed_ll2_rxq_completion(struct qed_hwfn *p_hwfn, void *cookie)
514{
515 struct qed_ll2_info *p_ll2_conn = (struct qed_ll2_info *)cookie;
516 struct qed_ll2_rx_queue *p_rx = &p_ll2_conn->rx_queue;
517 union core_rx_cqe_union *cqe = NULL;
518 u16 cq_new_idx = 0, cq_old_idx = 0;
519 unsigned long flags = 0;
520 int rc = 0;
521
522 spin_lock_irqsave(&p_rx->lock, flags);
523 cq_new_idx = le16_to_cpu(*p_rx->p_fw_cons);
524 cq_old_idx = qed_chain_get_cons_idx(&p_rx->rcq_chain);
525
526 while (cq_new_idx != cq_old_idx) {
527 bool b_last_cqe = (cq_new_idx == cq_old_idx);
528
529 cqe =
530 (union core_rx_cqe_union *)
531 qed_chain_consume(&p_rx->rcq_chain);
532 cq_old_idx = qed_chain_get_cons_idx(&p_rx->rcq_chain);
533
534 DP_VERBOSE(p_hwfn,
535 QED_MSG_LL2,
536 "LL2 [sw. cons %04x, fw. at %04x] - Got Packet of type %02x\n",
537 cq_old_idx, cq_new_idx, cqe->rx_cqe_sp.type);
538
539 switch (cqe->rx_cqe_sp.type) {
540 case CORE_RX_CQE_TYPE_SLOW_PATH:
541 rc = qed_ll2_handle_slowpath(p_hwfn, p_ll2_conn,
542 cqe, &flags);
543 break;
544 case CORE_RX_CQE_TYPE_GSI_OFFLOAD:
545 case CORE_RX_CQE_TYPE_REGULAR:
546 rc = qed_ll2_rxq_handle_completion(p_hwfn, p_ll2_conn,
547 cqe, &flags,
548 b_last_cqe);
549 break;
550 default:
551 rc = -EIO;
552 }
553 }
554
555 spin_unlock_irqrestore(&p_rx->lock, flags);
556 return rc;
557}
558
559static void qed_ll2_rxq_flush(struct qed_hwfn *p_hwfn, u8 connection_handle)
560{
561 struct qed_ll2_info *p_ll2_conn = NULL;
562 struct qed_ll2_rx_packet *p_pkt = NULL;
563 struct qed_ll2_rx_queue *p_rx;
564 unsigned long flags = 0;
565
566 p_ll2_conn = qed_ll2_handle_sanity_inactive(p_hwfn, connection_handle);
567 if (!p_ll2_conn)
568 return;
569
570 p_rx = &p_ll2_conn->rx_queue;
571
572 spin_lock_irqsave(&p_rx->lock, flags);
573 while (!list_empty(&p_rx->active_descq)) {
574 p_pkt = list_first_entry(&p_rx->active_descq,
575 struct qed_ll2_rx_packet, list_entry);
576 if (!p_pkt)
577 break;
578 list_move_tail(&p_pkt->list_entry, &p_rx->free_descq);
579 spin_unlock_irqrestore(&p_rx->lock, flags);
580
581 if (p_ll2_conn->input.conn_type == QED_LL2_TYPE_OOO) {
582 struct qed_ooo_buffer *p_buffer;
583
584 p_buffer = (struct qed_ooo_buffer *)p_pkt->cookie;
585 qed_ooo_put_free_buffer(p_hwfn, p_hwfn->p_ooo_info,
586 p_buffer);
587 } else {
588 dma_addr_t rx_buf_addr = p_pkt->rx_buf_addr;
589 void *cookie = p_pkt->cookie;
590 bool b_last;
591
592 b_last = list_empty(&p_rx->active_descq);
593 p_ll2_conn->cbs.rx_release_cb(p_ll2_conn->cbs.cookie,
594 p_ll2_conn->my_id,
595 cookie,
596 rx_buf_addr, b_last);
597 }
598 spin_lock_irqsave(&p_rx->lock, flags);
599 }
600 spin_unlock_irqrestore(&p_rx->lock, flags);
601}
602
603static bool
604qed_ll2_lb_rxq_handler_slowpath(struct qed_hwfn *p_hwfn,
605 struct core_rx_slow_path_cqe *p_cqe)
606{
607 struct ooo_opaque *iscsi_ooo;
608 u32 cid;
609
610 if (p_cqe->ramrod_cmd_id != CORE_RAMROD_RX_QUEUE_FLUSH)
611 return false;
612
613 iscsi_ooo = (struct ooo_opaque *)&p_cqe->opaque_data;
614 if (iscsi_ooo->ooo_opcode != TCP_EVENT_DELETE_ISLES)
615 return false;
616
617 /* Need to make a flush */
618 cid = le32_to_cpu(iscsi_ooo->cid);
619 qed_ooo_release_connection_isles(p_hwfn, p_hwfn->p_ooo_info, cid);
620
621 return true;
622}
623
624static int qed_ll2_lb_rxq_handler(struct qed_hwfn *p_hwfn,
625 struct qed_ll2_info *p_ll2_conn)
626{
627 struct qed_ll2_rx_queue *p_rx = &p_ll2_conn->rx_queue;
628 u16 packet_length = 0, parse_flags = 0, vlan = 0;
629 struct qed_ll2_rx_packet *p_pkt = NULL;
630 u32 num_ooo_add_to_peninsula = 0, cid;
631 union core_rx_cqe_union *cqe = NULL;
632 u16 cq_new_idx = 0, cq_old_idx = 0;
633 struct qed_ooo_buffer *p_buffer;
634 struct ooo_opaque *iscsi_ooo;
635 u8 placement_offset = 0;
636 u8 cqe_type;
637
638 cq_new_idx = le16_to_cpu(*p_rx->p_fw_cons);
639 cq_old_idx = qed_chain_get_cons_idx(&p_rx->rcq_chain);
640 if (cq_new_idx == cq_old_idx)
641 return 0;
642
643 while (cq_new_idx != cq_old_idx) {
644 struct core_rx_fast_path_cqe *p_cqe_fp;
645
646 cqe = qed_chain_consume(&p_rx->rcq_chain);
647 cq_old_idx = qed_chain_get_cons_idx(&p_rx->rcq_chain);
648 cqe_type = cqe->rx_cqe_sp.type;
649
650 if (cqe_type == CORE_RX_CQE_TYPE_SLOW_PATH)
651 if (qed_ll2_lb_rxq_handler_slowpath(p_hwfn,
652 &cqe->rx_cqe_sp))
653 continue;
654
655 if (cqe_type != CORE_RX_CQE_TYPE_REGULAR) {
656 DP_NOTICE(p_hwfn,
657 "Got a non-regular LB LL2 completion [type 0x%02x]\n",
658 cqe_type);
659 return -EINVAL;
660 }
661 p_cqe_fp = &cqe->rx_cqe_fp;
662
663 placement_offset = p_cqe_fp->placement_offset;
664 parse_flags = le16_to_cpu(p_cqe_fp->parse_flags.flags);
665 packet_length = le16_to_cpu(p_cqe_fp->packet_length);
666 vlan = le16_to_cpu(p_cqe_fp->vlan);
667 iscsi_ooo = (struct ooo_opaque *)&p_cqe_fp->opaque_data;
668 qed_ooo_save_history_entry(p_hwfn, p_hwfn->p_ooo_info,
669 iscsi_ooo);
670 cid = le32_to_cpu(iscsi_ooo->cid);
671
672 /* Process delete isle first */
673 if (iscsi_ooo->drop_size)
674 qed_ooo_delete_isles(p_hwfn, p_hwfn->p_ooo_info, cid,
675 iscsi_ooo->drop_isle,
676 iscsi_ooo->drop_size);
677
678 if (iscsi_ooo->ooo_opcode == TCP_EVENT_NOP)
679 continue;
680
681 /* Now process create/add/join isles */
682 if (list_empty(&p_rx->active_descq)) {
683 DP_NOTICE(p_hwfn,
684 "LL2 OOO RX chain has no submitted buffers\n"
685 );
686 return -EIO;
687 }
688
689 p_pkt = list_first_entry(&p_rx->active_descq,
690 struct qed_ll2_rx_packet, list_entry);
691
692 if ((iscsi_ooo->ooo_opcode == TCP_EVENT_ADD_NEW_ISLE) ||
693 (iscsi_ooo->ooo_opcode == TCP_EVENT_ADD_ISLE_RIGHT) ||
694 (iscsi_ooo->ooo_opcode == TCP_EVENT_ADD_ISLE_LEFT) ||
695 (iscsi_ooo->ooo_opcode == TCP_EVENT_ADD_PEN) ||
696 (iscsi_ooo->ooo_opcode == TCP_EVENT_JOIN)) {
697 if (!p_pkt) {
698 DP_NOTICE(p_hwfn,
699 "LL2 OOO RX packet is not valid\n");
700 return -EIO;
701 }
702 list_del(&p_pkt->list_entry);
703 p_buffer = (struct qed_ooo_buffer *)p_pkt->cookie;
704 p_buffer->packet_length = packet_length;
705 p_buffer->parse_flags = parse_flags;
706 p_buffer->vlan = vlan;
707 p_buffer->placement_offset = placement_offset;
708 qed_chain_consume(&p_rx->rxq_chain);
709 list_add_tail(&p_pkt->list_entry, &p_rx->free_descq);
710
711 switch (iscsi_ooo->ooo_opcode) {
712 case TCP_EVENT_ADD_NEW_ISLE:
713 qed_ooo_add_new_isle(p_hwfn,
714 p_hwfn->p_ooo_info,
715 cid,
716 iscsi_ooo->ooo_isle,
717 p_buffer);
718 break;
719 case TCP_EVENT_ADD_ISLE_RIGHT:
720 qed_ooo_add_new_buffer(p_hwfn,
721 p_hwfn->p_ooo_info,
722 cid,
723 iscsi_ooo->ooo_isle,
724 p_buffer,
725 QED_OOO_RIGHT_BUF);
726 break;
727 case TCP_EVENT_ADD_ISLE_LEFT:
728 qed_ooo_add_new_buffer(p_hwfn,
729 p_hwfn->p_ooo_info,
730 cid,
731 iscsi_ooo->ooo_isle,
732 p_buffer,
733 QED_OOO_LEFT_BUF);
734 break;
735 case TCP_EVENT_JOIN:
736 qed_ooo_add_new_buffer(p_hwfn,
737 p_hwfn->p_ooo_info,
738 cid,
739 iscsi_ooo->ooo_isle +
740 1,
741 p_buffer,
742 QED_OOO_LEFT_BUF);
743 qed_ooo_join_isles(p_hwfn,
744 p_hwfn->p_ooo_info,
745 cid, iscsi_ooo->ooo_isle);
746 break;
747 case TCP_EVENT_ADD_PEN:
748 num_ooo_add_to_peninsula++;
749 qed_ooo_put_ready_buffer(p_hwfn,
750 p_hwfn->p_ooo_info,
751 p_buffer, true);
752 break;
753 }
754 } else {
755 DP_NOTICE(p_hwfn,
756 "Unexpected event (%d) TX OOO completion\n",
757 iscsi_ooo->ooo_opcode);
758 }
759 }
760
761 return 0;
762}
763
764static void
765qed_ooo_submit_tx_buffers(struct qed_hwfn *p_hwfn,
766 struct qed_ll2_info *p_ll2_conn)
767{
768 struct qed_ll2_tx_pkt_info tx_pkt;
769 struct qed_ooo_buffer *p_buffer;
770 u16 l4_hdr_offset_w;
771 dma_addr_t first_frag;
772 u8 bd_flags;
773 int rc;
774
775 /* Submit Tx buffers here */
776 while ((p_buffer = qed_ooo_get_ready_buffer(p_hwfn,
777 p_hwfn->p_ooo_info))) {
778 l4_hdr_offset_w = 0;
779 bd_flags = 0;
780
781 first_frag = p_buffer->rx_buffer_phys_addr +
782 p_buffer->placement_offset;
783 SET_FIELD(bd_flags, CORE_TX_BD_DATA_FORCE_VLAN_MODE, 1);
784 SET_FIELD(bd_flags, CORE_TX_BD_DATA_L4_PROTOCOL, 1);
785
786 memset(&tx_pkt, 0, sizeof(tx_pkt));
787 tx_pkt.num_of_bds = 1;
788 tx_pkt.vlan = p_buffer->vlan;
789 tx_pkt.bd_flags = bd_flags;
790 tx_pkt.l4_hdr_offset_w = l4_hdr_offset_w;
791 tx_pkt.tx_dest = p_ll2_conn->tx_dest;
792 tx_pkt.first_frag = first_frag;
793 tx_pkt.first_frag_len = p_buffer->packet_length;
794 tx_pkt.cookie = p_buffer;
795
796 rc = qed_ll2_prepare_tx_packet(p_hwfn, p_ll2_conn->my_id,
797 &tx_pkt, true);
798 if (rc) {
799 qed_ooo_put_ready_buffer(p_hwfn, p_hwfn->p_ooo_info,
800 p_buffer, false);
801 break;
802 }
803 }
804}
805
806static void
807qed_ooo_submit_rx_buffers(struct qed_hwfn *p_hwfn,
808 struct qed_ll2_info *p_ll2_conn)
809{
810 struct qed_ooo_buffer *p_buffer;
811 int rc;
812
813 while ((p_buffer = qed_ooo_get_free_buffer(p_hwfn,
814 p_hwfn->p_ooo_info))) {
815 rc = qed_ll2_post_rx_buffer(p_hwfn,
816 p_ll2_conn->my_id,
817 p_buffer->rx_buffer_phys_addr,
818 0, p_buffer, true);
819 if (rc) {
820 qed_ooo_put_free_buffer(p_hwfn,
821 p_hwfn->p_ooo_info, p_buffer);
822 break;
823 }
824 }
825}
826
827static int qed_ll2_lb_rxq_completion(struct qed_hwfn *p_hwfn, void *p_cookie)
828{
829 struct qed_ll2_info *p_ll2_conn = (struct qed_ll2_info *)p_cookie;
830 int rc;
831
832 if (!QED_LL2_RX_REGISTERED(p_ll2_conn))
833 return 0;
834
835 rc = qed_ll2_lb_rxq_handler(p_hwfn, p_ll2_conn);
836 if (rc)
837 return rc;
838
839 qed_ooo_submit_rx_buffers(p_hwfn, p_ll2_conn);
840 qed_ooo_submit_tx_buffers(p_hwfn, p_ll2_conn);
841
842 return 0;
843}
844
845static int qed_ll2_lb_txq_completion(struct qed_hwfn *p_hwfn, void *p_cookie)
846{
847 struct qed_ll2_info *p_ll2_conn = (struct qed_ll2_info *)p_cookie;
848 struct qed_ll2_tx_queue *p_tx = &p_ll2_conn->tx_queue;
849 struct qed_ll2_tx_packet *p_pkt = NULL;
850 struct qed_ooo_buffer *p_buffer;
851 bool b_dont_submit_rx = false;
852 u16 new_idx = 0, num_bds = 0;
853 int rc;
854
855 if (!QED_LL2_TX_REGISTERED(p_ll2_conn))
856 return 0;
857
858 new_idx = le16_to_cpu(*p_tx->p_fw_cons);
859 num_bds = ((s16)new_idx - (s16)p_tx->bds_idx);
860
861 if (!num_bds)
862 return 0;
863
864 while (num_bds) {
865 if (list_empty(&p_tx->active_descq))
866 return -EINVAL;
867
868 p_pkt = list_first_entry(&p_tx->active_descq,
869 struct qed_ll2_tx_packet, list_entry);
870 if (!p_pkt)
871 return -EINVAL;
872
873 if (p_pkt->bd_used != 1) {
874 DP_NOTICE(p_hwfn,
875 "Unexpectedly many BDs(%d) in TX OOO completion\n",
876 p_pkt->bd_used);
877 return -EINVAL;
878 }
879
880 list_del(&p_pkt->list_entry);
881
882 num_bds--;
883 p_tx->bds_idx++;
884 qed_chain_consume(&p_tx->txq_chain);
885
886 p_buffer = (struct qed_ooo_buffer *)p_pkt->cookie;
887 list_add_tail(&p_pkt->list_entry, &p_tx->free_descq);
888
889 if (b_dont_submit_rx) {
890 qed_ooo_put_free_buffer(p_hwfn, p_hwfn->p_ooo_info,
891 p_buffer);
892 continue;
893 }
894
895 rc = qed_ll2_post_rx_buffer(p_hwfn, p_ll2_conn->my_id,
896 p_buffer->rx_buffer_phys_addr, 0,
897 p_buffer, true);
898 if (rc != 0) {
899 qed_ooo_put_free_buffer(p_hwfn,
900 p_hwfn->p_ooo_info, p_buffer);
901 b_dont_submit_rx = true;
902 }
903 }
904
905 qed_ooo_submit_tx_buffers(p_hwfn, p_ll2_conn);
906
907 return 0;
908}
909
910static void qed_ll2_stop_ooo(struct qed_dev *cdev)
911{
912 struct qed_hwfn *hwfn = QED_LEADING_HWFN(cdev);
913 u8 *handle = &hwfn->pf_params.iscsi_pf_params.ll2_ooo_queue_id;
914
915 DP_VERBOSE(cdev, QED_MSG_STORAGE, "Stopping LL2 OOO queue [%02x]\n",
916 *handle);
917
918 qed_ll2_terminate_connection(hwfn, *handle);
919 qed_ll2_release_connection(hwfn, *handle);
920 *handle = QED_LL2_UNUSED_HANDLE;
921}
922
923static int qed_sp_ll2_rx_queue_start(struct qed_hwfn *p_hwfn,
924 struct qed_ll2_info *p_ll2_conn,
925 u8 action_on_error)
926{
927 enum qed_ll2_conn_type conn_type = p_ll2_conn->input.conn_type;
928 struct qed_ll2_rx_queue *p_rx = &p_ll2_conn->rx_queue;
929 struct core_rx_start_ramrod_data *p_ramrod = NULL;
930 struct qed_spq_entry *p_ent = NULL;
931 struct qed_sp_init_data init_data;
932 u16 cqe_pbl_size;
933 int rc = 0;
934
935 /* Get SPQ entry */
936 memset(&init_data, 0, sizeof(init_data));
937 init_data.cid = p_ll2_conn->cid;
938 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
939 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
940
941 rc = qed_sp_init_request(p_hwfn, &p_ent,
942 CORE_RAMROD_RX_QUEUE_START,
943 PROTOCOLID_CORE, &init_data);
944 if (rc)
945 return rc;
946
947 p_ramrod = &p_ent->ramrod.core_rx_queue_start;
948
949 p_ramrod->sb_id = cpu_to_le16(qed_int_get_sp_sb_id(p_hwfn));
950 p_ramrod->sb_index = p_rx->rx_sb_index;
951 p_ramrod->complete_event_flg = 1;
952
953 p_ramrod->mtu = cpu_to_le16(p_ll2_conn->input.mtu);
954 DMA_REGPAIR_LE(p_ramrod->bd_base, p_rx->rxq_chain.p_phys_addr);
955 cqe_pbl_size = (u16)qed_chain_get_page_cnt(&p_rx->rcq_chain);
956 p_ramrod->num_of_pbl_pages = cpu_to_le16(cqe_pbl_size);
957 DMA_REGPAIR_LE(p_ramrod->cqe_pbl_addr,
958 qed_chain_get_pbl_phys(&p_rx->rcq_chain));
959
960 p_ramrod->drop_ttl0_flg = p_ll2_conn->input.rx_drop_ttl0_flg;
961 p_ramrod->inner_vlan_stripping_en =
962 p_ll2_conn->input.rx_vlan_removal_en;
963 p_ramrod->queue_id = p_ll2_conn->queue_id;
964 p_ramrod->main_func_queue = p_ll2_conn->main_func_queue ? 1 : 0;
965
966 if ((IS_MF_DEFAULT(p_hwfn) || IS_MF_SI(p_hwfn)) &&
967 p_ramrod->main_func_queue && (conn_type != QED_LL2_TYPE_ROCE) &&
968 (conn_type != QED_LL2_TYPE_IWARP)) {
969 p_ramrod->mf_si_bcast_accept_all = 1;
970 p_ramrod->mf_si_mcast_accept_all = 1;
971 } else {
972 p_ramrod->mf_si_bcast_accept_all = 0;
973 p_ramrod->mf_si_mcast_accept_all = 0;
974 }
975
976 p_ramrod->action_on_error.error_type = action_on_error;
977 p_ramrod->gsi_offload_flag = p_ll2_conn->input.gsi_enable;
978 return qed_spq_post(p_hwfn, p_ent, NULL);
979}
980
981static int qed_sp_ll2_tx_queue_start(struct qed_hwfn *p_hwfn,
982 struct qed_ll2_info *p_ll2_conn)
983{
984 enum qed_ll2_conn_type conn_type = p_ll2_conn->input.conn_type;
985 struct qed_ll2_tx_queue *p_tx = &p_ll2_conn->tx_queue;
986 struct core_tx_start_ramrod_data *p_ramrod = NULL;
987 struct qed_spq_entry *p_ent = NULL;
988 struct qed_sp_init_data init_data;
989 u16 pq_id = 0, pbl_size;
990 int rc = -EINVAL;
991
992 if (!QED_LL2_TX_REGISTERED(p_ll2_conn))
993 return 0;
994
995 if (p_ll2_conn->input.conn_type == QED_LL2_TYPE_OOO)
996 p_ll2_conn->tx_stats_en = 0;
997 else
998 p_ll2_conn->tx_stats_en = 1;
999
1000 /* Get SPQ entry */
1001 memset(&init_data, 0, sizeof(init_data));
1002 init_data.cid = p_ll2_conn->cid;
1003 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
1004 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
1005
1006 rc = qed_sp_init_request(p_hwfn, &p_ent,
1007 CORE_RAMROD_TX_QUEUE_START,
1008 PROTOCOLID_CORE, &init_data);
1009 if (rc)
1010 return rc;
1011
1012 p_ramrod = &p_ent->ramrod.core_tx_queue_start;
1013
1014 p_ramrod->sb_id = cpu_to_le16(qed_int_get_sp_sb_id(p_hwfn));
1015 p_ramrod->sb_index = p_tx->tx_sb_index;
1016 p_ramrod->mtu = cpu_to_le16(p_ll2_conn->input.mtu);
1017 p_ramrod->stats_en = p_ll2_conn->tx_stats_en;
1018 p_ramrod->stats_id = p_ll2_conn->tx_stats_id;
1019
1020 DMA_REGPAIR_LE(p_ramrod->pbl_base_addr,
1021 qed_chain_get_pbl_phys(&p_tx->txq_chain));
1022 pbl_size = qed_chain_get_page_cnt(&p_tx->txq_chain);
1023 p_ramrod->pbl_size = cpu_to_le16(pbl_size);
1024
1025 switch (p_ll2_conn->input.tx_tc) {
1026 case PURE_LB_TC:
1027 pq_id = qed_get_cm_pq_idx(p_hwfn, PQ_FLAGS_LB);
1028 break;
1029 case PKT_LB_TC:
1030 pq_id = qed_get_cm_pq_idx(p_hwfn, PQ_FLAGS_OOO);
1031 break;
1032 default:
1033 pq_id = qed_get_cm_pq_idx(p_hwfn, PQ_FLAGS_OFLD);
1034 break;
1035 }
1036
1037 p_ramrod->qm_pq_id = cpu_to_le16(pq_id);
1038
1039 switch (conn_type) {
1040 case QED_LL2_TYPE_FCOE:
1041 p_ramrod->conn_type = PROTOCOLID_FCOE;
1042 break;
1043 case QED_LL2_TYPE_ISCSI:
1044 p_ramrod->conn_type = PROTOCOLID_ISCSI;
1045 break;
1046 case QED_LL2_TYPE_ROCE:
1047 p_ramrod->conn_type = PROTOCOLID_ROCE;
1048 break;
1049 case QED_LL2_TYPE_IWARP:
1050 p_ramrod->conn_type = PROTOCOLID_IWARP;
1051 break;
1052 case QED_LL2_TYPE_OOO:
1053 if (p_hwfn->hw_info.personality == QED_PCI_ISCSI)
1054 p_ramrod->conn_type = PROTOCOLID_ISCSI;
1055 else
1056 p_ramrod->conn_type = PROTOCOLID_IWARP;
1057 break;
1058 default:
1059 p_ramrod->conn_type = PROTOCOLID_ETH;
1060 DP_NOTICE(p_hwfn, "Unknown connection type: %d\n", conn_type);
1061 }
1062
1063 p_ramrod->gsi_offload_flag = p_ll2_conn->input.gsi_enable;
1064
1065 return qed_spq_post(p_hwfn, p_ent, NULL);
1066}
1067
1068static int qed_sp_ll2_rx_queue_stop(struct qed_hwfn *p_hwfn,
1069 struct qed_ll2_info *p_ll2_conn)
1070{
1071 struct core_rx_stop_ramrod_data *p_ramrod = NULL;
1072 struct qed_spq_entry *p_ent = NULL;
1073 struct qed_sp_init_data init_data;
1074 int rc = -EINVAL;
1075
1076 /* Get SPQ entry */
1077 memset(&init_data, 0, sizeof(init_data));
1078 init_data.cid = p_ll2_conn->cid;
1079 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
1080 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
1081
1082 rc = qed_sp_init_request(p_hwfn, &p_ent,
1083 CORE_RAMROD_RX_QUEUE_STOP,
1084 PROTOCOLID_CORE, &init_data);
1085 if (rc)
1086 return rc;
1087
1088 p_ramrod = &p_ent->ramrod.core_rx_queue_stop;
1089
1090 p_ramrod->complete_event_flg = 1;
1091 p_ramrod->queue_id = p_ll2_conn->queue_id;
1092
1093 return qed_spq_post(p_hwfn, p_ent, NULL);
1094}
1095
1096static int qed_sp_ll2_tx_queue_stop(struct qed_hwfn *p_hwfn,
1097 struct qed_ll2_info *p_ll2_conn)
1098{
1099 struct qed_spq_entry *p_ent = NULL;
1100 struct qed_sp_init_data init_data;
1101 int rc = -EINVAL;
1102
1103 /* Get SPQ entry */
1104 memset(&init_data, 0, sizeof(init_data));
1105 init_data.cid = p_ll2_conn->cid;
1106 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
1107 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
1108
1109 rc = qed_sp_init_request(p_hwfn, &p_ent,
1110 CORE_RAMROD_TX_QUEUE_STOP,
1111 PROTOCOLID_CORE, &init_data);
1112 if (rc)
1113 return rc;
1114
1115 return qed_spq_post(p_hwfn, p_ent, NULL);
1116}
1117
1118static int
1119qed_ll2_acquire_connection_rx(struct qed_hwfn *p_hwfn,
1120 struct qed_ll2_info *p_ll2_info)
1121{
1122 struct qed_ll2_rx_packet *p_descq;
1123 u32 capacity;
1124 int rc = 0;
1125
1126 if (!p_ll2_info->input.rx_num_desc)
1127 goto out;
1128
1129 rc = qed_chain_alloc(p_hwfn->cdev,
1130 QED_CHAIN_USE_TO_CONSUME_PRODUCE,
1131 QED_CHAIN_MODE_NEXT_PTR,
1132 QED_CHAIN_CNT_TYPE_U16,
1133 p_ll2_info->input.rx_num_desc,
1134 sizeof(struct core_rx_bd),
1135 &p_ll2_info->rx_queue.rxq_chain, NULL);
1136 if (rc) {
1137 DP_NOTICE(p_hwfn, "Failed to allocate ll2 rxq chain\n");
1138 goto out;
1139 }
1140
1141 capacity = qed_chain_get_capacity(&p_ll2_info->rx_queue.rxq_chain);
1142 p_descq = kcalloc(capacity, sizeof(struct qed_ll2_rx_packet),
1143 GFP_KERNEL);
1144 if (!p_descq) {
1145 rc = -ENOMEM;
1146 DP_NOTICE(p_hwfn, "Failed to allocate ll2 Rx desc\n");
1147 goto out;
1148 }
1149 p_ll2_info->rx_queue.descq_array = p_descq;
1150
1151 rc = qed_chain_alloc(p_hwfn->cdev,
1152 QED_CHAIN_USE_TO_CONSUME_PRODUCE,
1153 QED_CHAIN_MODE_PBL,
1154 QED_CHAIN_CNT_TYPE_U16,
1155 p_ll2_info->input.rx_num_desc,
1156 sizeof(struct core_rx_fast_path_cqe),
1157 &p_ll2_info->rx_queue.rcq_chain, NULL);
1158 if (rc) {
1159 DP_NOTICE(p_hwfn, "Failed to allocate ll2 rcq chain\n");
1160 goto out;
1161 }
1162
1163 DP_VERBOSE(p_hwfn, QED_MSG_LL2,
1164 "Allocated LL2 Rxq [Type %08x] with 0x%08x buffers\n",
1165 p_ll2_info->input.conn_type, p_ll2_info->input.rx_num_desc);
1166
1167out:
1168 return rc;
1169}
1170
1171static int qed_ll2_acquire_connection_tx(struct qed_hwfn *p_hwfn,
1172 struct qed_ll2_info *p_ll2_info)
1173{
1174 struct qed_ll2_tx_packet *p_descq;
1175 u32 desc_size;
1176 u32 capacity;
1177 int rc = 0;
1178
1179 if (!p_ll2_info->input.tx_num_desc)
1180 goto out;
1181
1182 rc = qed_chain_alloc(p_hwfn->cdev,
1183 QED_CHAIN_USE_TO_CONSUME_PRODUCE,
1184 QED_CHAIN_MODE_PBL,
1185 QED_CHAIN_CNT_TYPE_U16,
1186 p_ll2_info->input.tx_num_desc,
1187 sizeof(struct core_tx_bd),
1188 &p_ll2_info->tx_queue.txq_chain, NULL);
1189 if (rc)
1190 goto out;
1191
1192 capacity = qed_chain_get_capacity(&p_ll2_info->tx_queue.txq_chain);
1193 /* First element is part of the packet, rest are flexibly added */
1194 desc_size = (sizeof(*p_descq) +
1195 (p_ll2_info->input.tx_max_bds_per_packet - 1) *
1196 sizeof(p_descq->bds_set));
1197
1198 p_descq = kcalloc(capacity, desc_size, GFP_KERNEL);
1199 if (!p_descq) {
1200 rc = -ENOMEM;
1201 goto out;
1202 }
1203 p_ll2_info->tx_queue.descq_mem = p_descq;
1204
1205 DP_VERBOSE(p_hwfn, QED_MSG_LL2,
1206 "Allocated LL2 Txq [Type %08x] with 0x%08x buffers\n",
1207 p_ll2_info->input.conn_type, p_ll2_info->input.tx_num_desc);
1208
1209out:
1210 if (rc)
1211 DP_NOTICE(p_hwfn,
1212 "Can't allocate memory for Tx LL2 with 0x%08x buffers\n",
1213 p_ll2_info->input.tx_num_desc);
1214 return rc;
1215}
1216
1217static int
1218qed_ll2_acquire_connection_ooo(struct qed_hwfn *p_hwfn,
1219 struct qed_ll2_info *p_ll2_info, u16 mtu)
1220{
1221 struct qed_ooo_buffer *p_buf = NULL;
1222 void *p_virt;
1223 u16 buf_idx;
1224 int rc = 0;
1225
1226 if (p_ll2_info->input.conn_type != QED_LL2_TYPE_OOO)
1227 return rc;
1228
1229 /* Correct number of requested OOO buffers if needed */
1230 if (!p_ll2_info->input.rx_num_ooo_buffers) {
1231 u16 num_desc = p_ll2_info->input.rx_num_desc;
1232
1233 if (!num_desc)
1234 return -EINVAL;
1235 p_ll2_info->input.rx_num_ooo_buffers = num_desc * 2;
1236 }
1237
1238 for (buf_idx = 0; buf_idx < p_ll2_info->input.rx_num_ooo_buffers;
1239 buf_idx++) {
1240 p_buf = kzalloc(sizeof(*p_buf), GFP_KERNEL);
1241 if (!p_buf) {
1242 rc = -ENOMEM;
1243 goto out;
1244 }
1245
1246 p_buf->rx_buffer_size = mtu + 26 + ETH_CACHE_LINE_SIZE;
1247 p_buf->rx_buffer_size = (p_buf->rx_buffer_size +
1248 ETH_CACHE_LINE_SIZE - 1) &
1249 ~(ETH_CACHE_LINE_SIZE - 1);
1250 p_virt = dma_alloc_coherent(&p_hwfn->cdev->pdev->dev,
1251 p_buf->rx_buffer_size,
1252 &p_buf->rx_buffer_phys_addr,
1253 GFP_KERNEL);
1254 if (!p_virt) {
1255 kfree(p_buf);
1256 rc = -ENOMEM;
1257 goto out;
1258 }
1259
1260 p_buf->rx_buffer_virt_addr = p_virt;
1261 qed_ooo_put_free_buffer(p_hwfn, p_hwfn->p_ooo_info, p_buf);
1262 }
1263
1264 DP_VERBOSE(p_hwfn, QED_MSG_LL2,
1265 "Allocated [%04x] LL2 OOO buffers [each of size 0x%08x]\n",
1266 p_ll2_info->input.rx_num_ooo_buffers, p_buf->rx_buffer_size);
1267
1268out:
1269 return rc;
1270}
1271
1272static int
1273qed_ll2_set_cbs(struct qed_ll2_info *p_ll2_info, const struct qed_ll2_cbs *cbs)
1274{
1275 if (!cbs || (!cbs->rx_comp_cb ||
1276 !cbs->rx_release_cb ||
1277 !cbs->tx_comp_cb || !cbs->tx_release_cb || !cbs->cookie))
1278 return -EINVAL;
1279
1280 p_ll2_info->cbs.rx_comp_cb = cbs->rx_comp_cb;
1281 p_ll2_info->cbs.rx_release_cb = cbs->rx_release_cb;
1282 p_ll2_info->cbs.tx_comp_cb = cbs->tx_comp_cb;
1283 p_ll2_info->cbs.tx_release_cb = cbs->tx_release_cb;
1284 p_ll2_info->cbs.slowpath_cb = cbs->slowpath_cb;
1285 p_ll2_info->cbs.cookie = cbs->cookie;
1286
1287 return 0;
1288}
1289
1290static enum core_error_handle
1291qed_ll2_get_error_choice(enum qed_ll2_error_handle err)
1292{
1293 switch (err) {
1294 case QED_LL2_DROP_PACKET:
1295 return LL2_DROP_PACKET;
1296 case QED_LL2_DO_NOTHING:
1297 return LL2_DO_NOTHING;
1298 case QED_LL2_ASSERT:
1299 return LL2_ASSERT;
1300 default:
1301 return LL2_DO_NOTHING;
1302 }
1303}
1304
1305int qed_ll2_acquire_connection(void *cxt, struct qed_ll2_acquire_data *data)
1306{
1307 struct qed_hwfn *p_hwfn = cxt;
1308 qed_int_comp_cb_t comp_rx_cb, comp_tx_cb;
1309 struct qed_ll2_info *p_ll2_info = NULL;
1310 u8 i, *p_tx_max;
1311 int rc;
1312
1313 if (!data->p_connection_handle || !p_hwfn->p_ll2_info)
1314 return -EINVAL;
1315
1316 /* Find a free connection to be used */
1317 for (i = 0; (i < QED_MAX_NUM_OF_LL2_CONNECTIONS); i++) {
1318 mutex_lock(&p_hwfn->p_ll2_info[i].mutex);
1319 if (p_hwfn->p_ll2_info[i].b_active) {
1320 mutex_unlock(&p_hwfn->p_ll2_info[i].mutex);
1321 continue;
1322 }
1323
1324 p_hwfn->p_ll2_info[i].b_active = true;
1325 p_ll2_info = &p_hwfn->p_ll2_info[i];
1326 mutex_unlock(&p_hwfn->p_ll2_info[i].mutex);
1327 break;
1328 }
1329 if (!p_ll2_info)
1330 return -EBUSY;
1331
1332 memcpy(&p_ll2_info->input, &data->input, sizeof(p_ll2_info->input));
1333
1334 switch (data->input.tx_dest) {
1335 case QED_LL2_TX_DEST_NW:
1336 p_ll2_info->tx_dest = CORE_TX_DEST_NW;
1337 break;
1338 case QED_LL2_TX_DEST_LB:
1339 p_ll2_info->tx_dest = CORE_TX_DEST_LB;
1340 break;
1341 case QED_LL2_TX_DEST_DROP:
1342 p_ll2_info->tx_dest = CORE_TX_DEST_DROP;
1343 break;
1344 default:
1345 return -EINVAL;
1346 }
1347
1348 if (data->input.conn_type == QED_LL2_TYPE_OOO ||
1349 data->input.secondary_queue)
1350 p_ll2_info->main_func_queue = false;
1351 else
1352 p_ll2_info->main_func_queue = true;
1353
1354 /* Correct maximum number of Tx BDs */
1355 p_tx_max = &p_ll2_info->input.tx_max_bds_per_packet;
1356 if (*p_tx_max == 0)
1357 *p_tx_max = CORE_LL2_TX_MAX_BDS_PER_PACKET;
1358 else
1359 *p_tx_max = min_t(u8, *p_tx_max,
1360 CORE_LL2_TX_MAX_BDS_PER_PACKET);
1361
1362 rc = qed_ll2_set_cbs(p_ll2_info, data->cbs);
1363 if (rc) {
1364 DP_NOTICE(p_hwfn, "Invalid callback functions\n");
1365 goto q_allocate_fail;
1366 }
1367
1368 rc = qed_ll2_acquire_connection_rx(p_hwfn, p_ll2_info);
1369 if (rc)
1370 goto q_allocate_fail;
1371
1372 rc = qed_ll2_acquire_connection_tx(p_hwfn, p_ll2_info);
1373 if (rc)
1374 goto q_allocate_fail;
1375
1376 rc = qed_ll2_acquire_connection_ooo(p_hwfn, p_ll2_info,
1377 data->input.mtu);
1378 if (rc)
1379 goto q_allocate_fail;
1380
1381 /* Register callbacks for the Rx/Tx queues */
1382 if (data->input.conn_type == QED_LL2_TYPE_OOO) {
1383 comp_rx_cb = qed_ll2_lb_rxq_completion;
1384 comp_tx_cb = qed_ll2_lb_txq_completion;
1385 } else {
1386 comp_rx_cb = qed_ll2_rxq_completion;
1387 comp_tx_cb = qed_ll2_txq_completion;
1388 }
1389
1390 if (data->input.rx_num_desc) {
1391 qed_int_register_cb(p_hwfn, comp_rx_cb,
1392 &p_hwfn->p_ll2_info[i],
1393 &p_ll2_info->rx_queue.rx_sb_index,
1394 &p_ll2_info->rx_queue.p_fw_cons);
1395 p_ll2_info->rx_queue.b_cb_registred = true;
1396 }
1397
1398 if (data->input.tx_num_desc) {
1399 qed_int_register_cb(p_hwfn,
1400 comp_tx_cb,
1401 &p_hwfn->p_ll2_info[i],
1402 &p_ll2_info->tx_queue.tx_sb_index,
1403 &p_ll2_info->tx_queue.p_fw_cons);
1404 p_ll2_info->tx_queue.b_cb_registred = true;
1405 }
1406
1407 *data->p_connection_handle = i;
1408 return rc;
1409
1410q_allocate_fail:
1411 qed_ll2_release_connection(p_hwfn, i);
1412 return -ENOMEM;
1413}
1414
1415static int qed_ll2_establish_connection_rx(struct qed_hwfn *p_hwfn,
1416 struct qed_ll2_info *p_ll2_conn)
1417{
1418 enum qed_ll2_error_handle error_input;
1419 enum core_error_handle error_mode;
1420 u8 action_on_error = 0;
1421
1422 if (!QED_LL2_RX_REGISTERED(p_ll2_conn))
1423 return 0;
1424
1425 DIRECT_REG_WR(p_ll2_conn->rx_queue.set_prod_addr, 0x0);
1426 error_input = p_ll2_conn->input.ai_err_packet_too_big;
1427 error_mode = qed_ll2_get_error_choice(error_input);
1428 SET_FIELD(action_on_error,
1429 CORE_RX_ACTION_ON_ERROR_PACKET_TOO_BIG, error_mode);
1430 error_input = p_ll2_conn->input.ai_err_no_buf;
1431 error_mode = qed_ll2_get_error_choice(error_input);
1432 SET_FIELD(action_on_error, CORE_RX_ACTION_ON_ERROR_NO_BUFF, error_mode);
1433
1434 return qed_sp_ll2_rx_queue_start(p_hwfn, p_ll2_conn, action_on_error);
1435}
1436
1437static void
1438qed_ll2_establish_connection_ooo(struct qed_hwfn *p_hwfn,
1439 struct qed_ll2_info *p_ll2_conn)
1440{
1441 if (p_ll2_conn->input.conn_type != QED_LL2_TYPE_OOO)
1442 return;
1443
1444 qed_ooo_release_all_isles(p_hwfn, p_hwfn->p_ooo_info);
1445 qed_ooo_submit_rx_buffers(p_hwfn, p_ll2_conn);
1446}
1447
1448int qed_ll2_establish_connection(void *cxt, u8 connection_handle)
1449{
1450 struct qed_hwfn *p_hwfn = cxt;
1451 struct qed_ll2_info *p_ll2_conn;
1452 struct qed_ll2_tx_packet *p_pkt;
1453 struct qed_ll2_rx_queue *p_rx;
1454 struct qed_ll2_tx_queue *p_tx;
1455 struct qed_ptt *p_ptt;
1456 int rc = -EINVAL;
1457 u32 i, capacity;
1458 u32 desc_size;
1459 u8 qid;
1460
1461 p_ptt = qed_ptt_acquire(p_hwfn);
1462 if (!p_ptt)
1463 return -EAGAIN;
1464
1465 p_ll2_conn = qed_ll2_handle_sanity_lock(p_hwfn, connection_handle);
1466 if (!p_ll2_conn) {
1467 rc = -EINVAL;
1468 goto out;
1469 }
1470
1471 p_rx = &p_ll2_conn->rx_queue;
1472 p_tx = &p_ll2_conn->tx_queue;
1473
1474 qed_chain_reset(&p_rx->rxq_chain);
1475 qed_chain_reset(&p_rx->rcq_chain);
1476 INIT_LIST_HEAD(&p_rx->active_descq);
1477 INIT_LIST_HEAD(&p_rx->free_descq);
1478 INIT_LIST_HEAD(&p_rx->posting_descq);
1479 spin_lock_init(&p_rx->lock);
1480 capacity = qed_chain_get_capacity(&p_rx->rxq_chain);
1481 for (i = 0; i < capacity; i++)
1482 list_add_tail(&p_rx->descq_array[i].list_entry,
1483 &p_rx->free_descq);
1484 *p_rx->p_fw_cons = 0;
1485
1486 qed_chain_reset(&p_tx->txq_chain);
1487 INIT_LIST_HEAD(&p_tx->active_descq);
1488 INIT_LIST_HEAD(&p_tx->free_descq);
1489 INIT_LIST_HEAD(&p_tx->sending_descq);
1490 spin_lock_init(&p_tx->lock);
1491 capacity = qed_chain_get_capacity(&p_tx->txq_chain);
1492 /* First element is part of the packet, rest are flexibly added */
1493 desc_size = (sizeof(*p_pkt) +
1494 (p_ll2_conn->input.tx_max_bds_per_packet - 1) *
1495 sizeof(p_pkt->bds_set));
1496
1497 for (i = 0; i < capacity; i++) {
1498 p_pkt = p_tx->descq_mem + desc_size * i;
1499 list_add_tail(&p_pkt->list_entry, &p_tx->free_descq);
1500 }
1501 p_tx->cur_completing_bd_idx = 0;
1502 p_tx->bds_idx = 0;
1503 p_tx->b_completing_packet = false;
1504 p_tx->cur_send_packet = NULL;
1505 p_tx->cur_send_frag_num = 0;
1506 p_tx->cur_completing_frag_num = 0;
1507 *p_tx->p_fw_cons = 0;
1508
1509 rc = qed_cxt_acquire_cid(p_hwfn, PROTOCOLID_CORE, &p_ll2_conn->cid);
1510 if (rc)
1511 goto out;
1512
1513 qid = p_hwfn->hw_info.resc_start[QED_LL2_QUEUE] + connection_handle;
1514 p_ll2_conn->queue_id = qid;
1515 p_ll2_conn->tx_stats_id = qid;
1516 p_rx->set_prod_addr = (u8 __iomem *)p_hwfn->regview +
1517 GTT_BAR0_MAP_REG_TSDM_RAM +
1518 TSTORM_LL2_RX_PRODS_OFFSET(qid);
1519 p_tx->doorbell_addr = (u8 __iomem *)p_hwfn->doorbells +
1520 qed_db_addr(p_ll2_conn->cid,
1521 DQ_DEMS_LEGACY);
1522
1523 rc = qed_ll2_establish_connection_rx(p_hwfn, p_ll2_conn);
1524 if (rc)
1525 goto out;
1526
1527 rc = qed_sp_ll2_tx_queue_start(p_hwfn, p_ll2_conn);
1528 if (rc)
1529 goto out;
1530
1531 if (!QED_IS_RDMA_PERSONALITY(p_hwfn))
1532 qed_wr(p_hwfn, p_ptt, PRS_REG_USE_LIGHT_L2, 1);
1533
1534 qed_ll2_establish_connection_ooo(p_hwfn, p_ll2_conn);
1535
1536 if (p_ll2_conn->input.conn_type == QED_LL2_TYPE_FCOE) {
1537 qed_llh_add_protocol_filter(p_hwfn, p_ptt,
1538 0x8906, 0,
1539 QED_LLH_FILTER_ETHERTYPE);
1540 qed_llh_add_protocol_filter(p_hwfn, p_ptt,
1541 0x8914, 0,
1542 QED_LLH_FILTER_ETHERTYPE);
1543 }
1544
1545out:
1546 qed_ptt_release(p_hwfn, p_ptt);
1547 return rc;
1548}
1549
1550static void qed_ll2_post_rx_buffer_notify_fw(struct qed_hwfn *p_hwfn,
1551 struct qed_ll2_rx_queue *p_rx,
1552 struct qed_ll2_rx_packet *p_curp)
1553{
1554 struct qed_ll2_rx_packet *p_posting_packet = NULL;
1555 struct core_ll2_rx_prod rx_prod = { 0, 0, 0 };
1556 bool b_notify_fw = false;
1557 u16 bd_prod, cq_prod;
1558
1559 /* This handles the flushing of already posted buffers */
1560 while (!list_empty(&p_rx->posting_descq)) {
1561 p_posting_packet = list_first_entry(&p_rx->posting_descq,
1562 struct qed_ll2_rx_packet,
1563 list_entry);
1564 list_move_tail(&p_posting_packet->list_entry,
1565 &p_rx->active_descq);
1566 b_notify_fw = true;
1567 }
1568
1569 /* This handles the supplied packet [if there is one] */
1570 if (p_curp) {
1571 list_add_tail(&p_curp->list_entry, &p_rx->active_descq);
1572 b_notify_fw = true;
1573 }
1574
1575 if (!b_notify_fw)
1576 return;
1577
1578 bd_prod = qed_chain_get_prod_idx(&p_rx->rxq_chain);
1579 cq_prod = qed_chain_get_prod_idx(&p_rx->rcq_chain);
1580 rx_prod.bd_prod = cpu_to_le16(bd_prod);
1581 rx_prod.cqe_prod = cpu_to_le16(cq_prod);
1582 DIRECT_REG_WR(p_rx->set_prod_addr, *((u32 *)&rx_prod));
1583}
1584
1585int qed_ll2_post_rx_buffer(void *cxt,
1586 u8 connection_handle,
1587 dma_addr_t addr,
1588 u16 buf_len, void *cookie, u8 notify_fw)
1589{
1590 struct qed_hwfn *p_hwfn = cxt;
1591 struct core_rx_bd_with_buff_len *p_curb = NULL;
1592 struct qed_ll2_rx_packet *p_curp = NULL;
1593 struct qed_ll2_info *p_ll2_conn;
1594 struct qed_ll2_rx_queue *p_rx;
1595 unsigned long flags;
1596 void *p_data;
1597 int rc = 0;
1598
1599 p_ll2_conn = qed_ll2_handle_sanity(p_hwfn, connection_handle);
1600 if (!p_ll2_conn)
1601 return -EINVAL;
1602 p_rx = &p_ll2_conn->rx_queue;
1603
1604 spin_lock_irqsave(&p_rx->lock, flags);
1605 if (!list_empty(&p_rx->free_descq))
1606 p_curp = list_first_entry(&p_rx->free_descq,
1607 struct qed_ll2_rx_packet, list_entry);
1608 if (p_curp) {
1609 if (qed_chain_get_elem_left(&p_rx->rxq_chain) &&
1610 qed_chain_get_elem_left(&p_rx->rcq_chain)) {
1611 p_data = qed_chain_produce(&p_rx->rxq_chain);
1612 p_curb = (struct core_rx_bd_with_buff_len *)p_data;
1613 qed_chain_produce(&p_rx->rcq_chain);
1614 }
1615 }
1616
1617 /* If we're lacking entires, let's try to flush buffers to FW */
1618 if (!p_curp || !p_curb) {
1619 rc = -EBUSY;
1620 p_curp = NULL;
1621 goto out_notify;
1622 }
1623
1624 /* We have an Rx packet we can fill */
1625 DMA_REGPAIR_LE(p_curb->addr, addr);
1626 p_curb->buff_length = cpu_to_le16(buf_len);
1627 p_curp->rx_buf_addr = addr;
1628 p_curp->cookie = cookie;
1629 p_curp->rxq_bd = p_curb;
1630 p_curp->buf_length = buf_len;
1631 list_del(&p_curp->list_entry);
1632
1633 /* Check if we only want to enqueue this packet without informing FW */
1634 if (!notify_fw) {
1635 list_add_tail(&p_curp->list_entry, &p_rx->posting_descq);
1636 goto out;
1637 }
1638
1639out_notify:
1640 qed_ll2_post_rx_buffer_notify_fw(p_hwfn, p_rx, p_curp);
1641out:
1642 spin_unlock_irqrestore(&p_rx->lock, flags);
1643 return rc;
1644}
1645
1646static void qed_ll2_prepare_tx_packet_set(struct qed_hwfn *p_hwfn,
1647 struct qed_ll2_tx_queue *p_tx,
1648 struct qed_ll2_tx_packet *p_curp,
1649 struct qed_ll2_tx_pkt_info *pkt,
1650 u8 notify_fw)
1651{
1652 list_del(&p_curp->list_entry);
1653 p_curp->cookie = pkt->cookie;
1654 p_curp->bd_used = pkt->num_of_bds;
1655 p_curp->notify_fw = notify_fw;
1656 p_tx->cur_send_packet = p_curp;
1657 p_tx->cur_send_frag_num = 0;
1658
1659 p_curp->bds_set[p_tx->cur_send_frag_num].tx_frag = pkt->first_frag;
1660 p_curp->bds_set[p_tx->cur_send_frag_num].frag_len = pkt->first_frag_len;
1661 p_tx->cur_send_frag_num++;
1662}
1663
1664static void
1665qed_ll2_prepare_tx_packet_set_bd(struct qed_hwfn *p_hwfn,
1666 struct qed_ll2_info *p_ll2,
1667 struct qed_ll2_tx_packet *p_curp,
1668 struct qed_ll2_tx_pkt_info *pkt)
1669{
1670 struct qed_chain *p_tx_chain = &p_ll2->tx_queue.txq_chain;
1671 u16 prod_idx = qed_chain_get_prod_idx(p_tx_chain);
1672 struct core_tx_bd *start_bd = NULL;
1673 enum core_roce_flavor_type roce_flavor;
1674 enum core_tx_dest tx_dest;
1675 u16 bd_data = 0, frag_idx;
1676
1677 roce_flavor = (pkt->qed_roce_flavor == QED_LL2_ROCE) ? CORE_ROCE
1678 : CORE_RROCE;
1679
1680 switch (pkt->tx_dest) {
1681 case QED_LL2_TX_DEST_NW:
1682 tx_dest = CORE_TX_DEST_NW;
1683 break;
1684 case QED_LL2_TX_DEST_LB:
1685 tx_dest = CORE_TX_DEST_LB;
1686 break;
1687 case QED_LL2_TX_DEST_DROP:
1688 tx_dest = CORE_TX_DEST_DROP;
1689 break;
1690 default:
1691 tx_dest = CORE_TX_DEST_LB;
1692 break;
1693 }
1694
1695 start_bd = (struct core_tx_bd *)qed_chain_produce(p_tx_chain);
1696 if (QED_IS_IWARP_PERSONALITY(p_hwfn) &&
1697 p_ll2->input.conn_type == QED_LL2_TYPE_OOO)
1698 start_bd->nw_vlan_or_lb_echo =
1699 cpu_to_le16(IWARP_LL2_IN_ORDER_TX_QUEUE);
1700 else
1701 start_bd->nw_vlan_or_lb_echo = cpu_to_le16(pkt->vlan);
1702 SET_FIELD(start_bd->bitfield1, CORE_TX_BD_L4_HDR_OFFSET_W,
1703 cpu_to_le16(pkt->l4_hdr_offset_w));
1704 SET_FIELD(start_bd->bitfield1, CORE_TX_BD_TX_DST, tx_dest);
1705 bd_data |= pkt->bd_flags;
1706 SET_FIELD(bd_data, CORE_TX_BD_DATA_START_BD, 0x1);
1707 SET_FIELD(bd_data, CORE_TX_BD_DATA_NBDS, pkt->num_of_bds);
1708 SET_FIELD(bd_data, CORE_TX_BD_DATA_ROCE_FLAV, roce_flavor);
1709 SET_FIELD(bd_data, CORE_TX_BD_DATA_IP_CSUM, !!(pkt->enable_ip_cksum));
1710 SET_FIELD(bd_data, CORE_TX_BD_DATA_L4_CSUM, !!(pkt->enable_l4_cksum));
1711 SET_FIELD(bd_data, CORE_TX_BD_DATA_IP_LEN, !!(pkt->calc_ip_len));
1712 start_bd->bd_data.as_bitfield = cpu_to_le16(bd_data);
1713 DMA_REGPAIR_LE(start_bd->addr, pkt->first_frag);
1714 start_bd->nbytes = cpu_to_le16(pkt->first_frag_len);
1715
1716 DP_VERBOSE(p_hwfn,
1717 (NETIF_MSG_TX_QUEUED | QED_MSG_LL2),
1718 "LL2 [q 0x%02x cid 0x%08x type 0x%08x] Tx Producer at [0x%04x] - set with a %04x bytes %02x BDs buffer at %08x:%08x\n",
1719 p_ll2->queue_id,
1720 p_ll2->cid,
1721 p_ll2->input.conn_type,
1722 prod_idx,
1723 pkt->first_frag_len,
1724 pkt->num_of_bds,
1725 le32_to_cpu(start_bd->addr.hi),
1726 le32_to_cpu(start_bd->addr.lo));
1727
1728 if (p_ll2->tx_queue.cur_send_frag_num == pkt->num_of_bds)
1729 return;
1730
1731 /* Need to provide the packet with additional BDs for frags */
1732 for (frag_idx = p_ll2->tx_queue.cur_send_frag_num;
1733 frag_idx < pkt->num_of_bds; frag_idx++) {
1734 struct core_tx_bd **p_bd = &p_curp->bds_set[frag_idx].txq_bd;
1735
1736 *p_bd = (struct core_tx_bd *)qed_chain_produce(p_tx_chain);
1737 (*p_bd)->bd_data.as_bitfield = 0;
1738 (*p_bd)->bitfield1 = 0;
1739 p_curp->bds_set[frag_idx].tx_frag = 0;
1740 p_curp->bds_set[frag_idx].frag_len = 0;
1741 }
1742}
1743
1744/* This should be called while the Txq spinlock is being held */
1745static void qed_ll2_tx_packet_notify(struct qed_hwfn *p_hwfn,
1746 struct qed_ll2_info *p_ll2_conn)
1747{
1748 bool b_notify = p_ll2_conn->tx_queue.cur_send_packet->notify_fw;
1749 struct qed_ll2_tx_queue *p_tx = &p_ll2_conn->tx_queue;
1750 struct qed_ll2_tx_packet *p_pkt = NULL;
1751 struct core_db_data db_msg = { 0, 0, 0 };
1752 u16 bd_prod;
1753
1754 /* If there are missing BDs, don't do anything now */
1755 if (p_ll2_conn->tx_queue.cur_send_frag_num !=
1756 p_ll2_conn->tx_queue.cur_send_packet->bd_used)
1757 return;
1758
1759 /* Push the current packet to the list and clean after it */
1760 list_add_tail(&p_ll2_conn->tx_queue.cur_send_packet->list_entry,
1761 &p_ll2_conn->tx_queue.sending_descq);
1762 p_ll2_conn->tx_queue.cur_send_packet = NULL;
1763 p_ll2_conn->tx_queue.cur_send_frag_num = 0;
1764
1765 /* Notify FW of packet only if requested to */
1766 if (!b_notify)
1767 return;
1768
1769 bd_prod = qed_chain_get_prod_idx(&p_ll2_conn->tx_queue.txq_chain);
1770
1771 while (!list_empty(&p_tx->sending_descq)) {
1772 p_pkt = list_first_entry(&p_tx->sending_descq,
1773 struct qed_ll2_tx_packet, list_entry);
1774 if (!p_pkt)
1775 break;
1776
1777 list_move_tail(&p_pkt->list_entry, &p_tx->active_descq);
1778 }
1779
1780 SET_FIELD(db_msg.params, CORE_DB_DATA_DEST, DB_DEST_XCM);
1781 SET_FIELD(db_msg.params, CORE_DB_DATA_AGG_CMD, DB_AGG_CMD_SET);
1782 SET_FIELD(db_msg.params, CORE_DB_DATA_AGG_VAL_SEL,
1783 DQ_XCM_CORE_TX_BD_PROD_CMD);
1784 db_msg.agg_flags = DQ_XCM_CORE_DQ_CF_CMD;
1785 db_msg.spq_prod = cpu_to_le16(bd_prod);
1786
1787 /* Make sure the BDs data is updated before ringing the doorbell */
1788 wmb();
1789
1790 DIRECT_REG_WR(p_tx->doorbell_addr, *((u32 *)&db_msg));
1791
1792 DP_VERBOSE(p_hwfn,
1793 (NETIF_MSG_TX_QUEUED | QED_MSG_LL2),
1794 "LL2 [q 0x%02x cid 0x%08x type 0x%08x] Doorbelled [producer 0x%04x]\n",
1795 p_ll2_conn->queue_id,
1796 p_ll2_conn->cid,
1797 p_ll2_conn->input.conn_type, db_msg.spq_prod);
1798}
1799
1800int qed_ll2_prepare_tx_packet(void *cxt,
1801 u8 connection_handle,
1802 struct qed_ll2_tx_pkt_info *pkt,
1803 bool notify_fw)
1804{
1805 struct qed_hwfn *p_hwfn = cxt;
1806 struct qed_ll2_tx_packet *p_curp = NULL;
1807 struct qed_ll2_info *p_ll2_conn = NULL;
1808 struct qed_ll2_tx_queue *p_tx;
1809 struct qed_chain *p_tx_chain;
1810 unsigned long flags;
1811 int rc = 0;
1812
1813 p_ll2_conn = qed_ll2_handle_sanity(p_hwfn, connection_handle);
1814 if (!p_ll2_conn)
1815 return -EINVAL;
1816 p_tx = &p_ll2_conn->tx_queue;
1817 p_tx_chain = &p_tx->txq_chain;
1818
1819 if (pkt->num_of_bds > p_ll2_conn->input.tx_max_bds_per_packet)
1820 return -EIO;
1821
1822 spin_lock_irqsave(&p_tx->lock, flags);
1823 if (p_tx->cur_send_packet) {
1824 rc = -EEXIST;
1825 goto out;
1826 }
1827
1828 /* Get entry, but only if we have tx elements for it */
1829 if (!list_empty(&p_tx->free_descq))
1830 p_curp = list_first_entry(&p_tx->free_descq,
1831 struct qed_ll2_tx_packet, list_entry);
1832 if (p_curp && qed_chain_get_elem_left(p_tx_chain) < pkt->num_of_bds)
1833 p_curp = NULL;
1834
1835 if (!p_curp) {
1836 rc = -EBUSY;
1837 goto out;
1838 }
1839
1840 /* Prepare packet and BD, and perhaps send a doorbell to FW */
1841 qed_ll2_prepare_tx_packet_set(p_hwfn, p_tx, p_curp, pkt, notify_fw);
1842
1843 qed_ll2_prepare_tx_packet_set_bd(p_hwfn, p_ll2_conn, p_curp, pkt);
1844
1845 qed_ll2_tx_packet_notify(p_hwfn, p_ll2_conn);
1846
1847out:
1848 spin_unlock_irqrestore(&p_tx->lock, flags);
1849 return rc;
1850}
1851
1852int qed_ll2_set_fragment_of_tx_packet(void *cxt,
1853 u8 connection_handle,
1854 dma_addr_t addr, u16 nbytes)
1855{
1856 struct qed_ll2_tx_packet *p_cur_send_packet = NULL;
1857 struct qed_hwfn *p_hwfn = cxt;
1858 struct qed_ll2_info *p_ll2_conn = NULL;
1859 u16 cur_send_frag_num = 0;
1860 struct core_tx_bd *p_bd;
1861 unsigned long flags;
1862
1863 p_ll2_conn = qed_ll2_handle_sanity(p_hwfn, connection_handle);
1864 if (!p_ll2_conn)
1865 return -EINVAL;
1866
1867 if (!p_ll2_conn->tx_queue.cur_send_packet)
1868 return -EINVAL;
1869
1870 p_cur_send_packet = p_ll2_conn->tx_queue.cur_send_packet;
1871 cur_send_frag_num = p_ll2_conn->tx_queue.cur_send_frag_num;
1872
1873 if (cur_send_frag_num >= p_cur_send_packet->bd_used)
1874 return -EINVAL;
1875
1876 /* Fill the BD information, and possibly notify FW */
1877 p_bd = p_cur_send_packet->bds_set[cur_send_frag_num].txq_bd;
1878 DMA_REGPAIR_LE(p_bd->addr, addr);
1879 p_bd->nbytes = cpu_to_le16(nbytes);
1880 p_cur_send_packet->bds_set[cur_send_frag_num].tx_frag = addr;
1881 p_cur_send_packet->bds_set[cur_send_frag_num].frag_len = nbytes;
1882
1883 p_ll2_conn->tx_queue.cur_send_frag_num++;
1884
1885 spin_lock_irqsave(&p_ll2_conn->tx_queue.lock, flags);
1886 qed_ll2_tx_packet_notify(p_hwfn, p_ll2_conn);
1887 spin_unlock_irqrestore(&p_ll2_conn->tx_queue.lock, flags);
1888
1889 return 0;
1890}
1891
1892int qed_ll2_terminate_connection(void *cxt, u8 connection_handle)
1893{
1894 struct qed_hwfn *p_hwfn = cxt;
1895 struct qed_ll2_info *p_ll2_conn = NULL;
1896 int rc = -EINVAL;
1897 struct qed_ptt *p_ptt;
1898
1899 p_ptt = qed_ptt_acquire(p_hwfn);
1900 if (!p_ptt)
1901 return -EAGAIN;
1902
1903 p_ll2_conn = qed_ll2_handle_sanity_lock(p_hwfn, connection_handle);
1904 if (!p_ll2_conn) {
1905 rc = -EINVAL;
1906 goto out;
1907 }
1908
1909 /* Stop Tx & Rx of connection, if needed */
1910 if (QED_LL2_TX_REGISTERED(p_ll2_conn)) {
1911 p_ll2_conn->tx_queue.b_cb_registred = false;
1912 smp_wmb(); /* Make sure this is seen by ll2_lb_rxq_completion */
1913 rc = qed_sp_ll2_tx_queue_stop(p_hwfn, p_ll2_conn);
1914 if (rc)
1915 goto out;
1916
1917 qed_ll2_txq_flush(p_hwfn, connection_handle);
1918 qed_int_unregister_cb(p_hwfn, p_ll2_conn->tx_queue.tx_sb_index);
1919 }
1920
1921 if (QED_LL2_RX_REGISTERED(p_ll2_conn)) {
1922 p_ll2_conn->rx_queue.b_cb_registred = false;
1923 smp_wmb(); /* Make sure this is seen by ll2_lb_rxq_completion */
1924 rc = qed_sp_ll2_rx_queue_stop(p_hwfn, p_ll2_conn);
1925 if (rc)
1926 goto out;
1927
1928 qed_ll2_rxq_flush(p_hwfn, connection_handle);
1929 qed_int_unregister_cb(p_hwfn, p_ll2_conn->rx_queue.rx_sb_index);
1930 }
1931
1932 if (p_ll2_conn->input.conn_type == QED_LL2_TYPE_OOO)
1933 qed_ooo_release_all_isles(p_hwfn, p_hwfn->p_ooo_info);
1934
1935 if (p_ll2_conn->input.conn_type == QED_LL2_TYPE_FCOE) {
1936 qed_llh_remove_protocol_filter(p_hwfn, p_ptt,
1937 0x8906, 0,
1938 QED_LLH_FILTER_ETHERTYPE);
1939 qed_llh_remove_protocol_filter(p_hwfn, p_ptt,
1940 0x8914, 0,
1941 QED_LLH_FILTER_ETHERTYPE);
1942 }
1943
1944out:
1945 qed_ptt_release(p_hwfn, p_ptt);
1946 return rc;
1947}
1948
1949static void qed_ll2_release_connection_ooo(struct qed_hwfn *p_hwfn,
1950 struct qed_ll2_info *p_ll2_conn)
1951{
1952 struct qed_ooo_buffer *p_buffer;
1953
1954 if (p_ll2_conn->input.conn_type != QED_LL2_TYPE_OOO)
1955 return;
1956
1957 qed_ooo_release_all_isles(p_hwfn, p_hwfn->p_ooo_info);
1958 while ((p_buffer = qed_ooo_get_free_buffer(p_hwfn,
1959 p_hwfn->p_ooo_info))) {
1960 dma_free_coherent(&p_hwfn->cdev->pdev->dev,
1961 p_buffer->rx_buffer_size,
1962 p_buffer->rx_buffer_virt_addr,
1963 p_buffer->rx_buffer_phys_addr);
1964 kfree(p_buffer);
1965 }
1966}
1967
1968void qed_ll2_release_connection(void *cxt, u8 connection_handle)
1969{
1970 struct qed_hwfn *p_hwfn = cxt;
1971 struct qed_ll2_info *p_ll2_conn = NULL;
1972
1973 p_ll2_conn = qed_ll2_handle_sanity(p_hwfn, connection_handle);
1974 if (!p_ll2_conn)
1975 return;
1976
1977 kfree(p_ll2_conn->tx_queue.descq_mem);
1978 qed_chain_free(p_hwfn->cdev, &p_ll2_conn->tx_queue.txq_chain);
1979
1980 kfree(p_ll2_conn->rx_queue.descq_array);
1981 qed_chain_free(p_hwfn->cdev, &p_ll2_conn->rx_queue.rxq_chain);
1982 qed_chain_free(p_hwfn->cdev, &p_ll2_conn->rx_queue.rcq_chain);
1983
1984 qed_cxt_release_cid(p_hwfn, p_ll2_conn->cid);
1985
1986 qed_ll2_release_connection_ooo(p_hwfn, p_ll2_conn);
1987
1988 mutex_lock(&p_ll2_conn->mutex);
1989 p_ll2_conn->b_active = false;
1990 mutex_unlock(&p_ll2_conn->mutex);
1991}
1992
1993int qed_ll2_alloc(struct qed_hwfn *p_hwfn)
1994{
1995 struct qed_ll2_info *p_ll2_connections;
1996 u8 i;
1997
1998 /* Allocate LL2's set struct */
1999 p_ll2_connections = kcalloc(QED_MAX_NUM_OF_LL2_CONNECTIONS,
2000 sizeof(struct qed_ll2_info), GFP_KERNEL);
2001 if (!p_ll2_connections) {
2002 DP_NOTICE(p_hwfn, "Failed to allocate `struct qed_ll2'\n");
2003 return -ENOMEM;
2004 }
2005
2006 for (i = 0; i < QED_MAX_NUM_OF_LL2_CONNECTIONS; i++)
2007 p_ll2_connections[i].my_id = i;
2008
2009 p_hwfn->p_ll2_info = p_ll2_connections;
2010 return 0;
2011}
2012
2013void qed_ll2_setup(struct qed_hwfn *p_hwfn)
2014{
2015 int i;
2016
2017 for (i = 0; i < QED_MAX_NUM_OF_LL2_CONNECTIONS; i++)
2018 mutex_init(&p_hwfn->p_ll2_info[i].mutex);
2019}
2020
2021void qed_ll2_free(struct qed_hwfn *p_hwfn)
2022{
2023 if (!p_hwfn->p_ll2_info)
2024 return;
2025
2026 kfree(p_hwfn->p_ll2_info);
2027 p_hwfn->p_ll2_info = NULL;
2028}
2029
2030static void _qed_ll2_get_port_stats(struct qed_hwfn *p_hwfn,
2031 struct qed_ptt *p_ptt,
2032 struct qed_ll2_stats *p_stats)
2033{
2034 struct core_ll2_port_stats port_stats;
2035
2036 memset(&port_stats, 0, sizeof(port_stats));
2037 qed_memcpy_from(p_hwfn, p_ptt, &port_stats,
2038 BAR0_MAP_REG_TSDM_RAM +
2039 TSTORM_LL2_PORT_STAT_OFFSET(MFW_PORT(p_hwfn)),
2040 sizeof(port_stats));
2041
2042 p_stats->gsi_invalid_hdr = HILO_64_REGPAIR(port_stats.gsi_invalid_hdr);
2043 p_stats->gsi_invalid_pkt_length =
2044 HILO_64_REGPAIR(port_stats.gsi_invalid_pkt_length);
2045 p_stats->gsi_unsupported_pkt_typ =
2046 HILO_64_REGPAIR(port_stats.gsi_unsupported_pkt_typ);
2047 p_stats->gsi_crcchksm_error =
2048 HILO_64_REGPAIR(port_stats.gsi_crcchksm_error);
2049}
2050
2051static void _qed_ll2_get_tstats(struct qed_hwfn *p_hwfn,
2052 struct qed_ptt *p_ptt,
2053 struct qed_ll2_info *p_ll2_conn,
2054 struct qed_ll2_stats *p_stats)
2055{
2056 struct core_ll2_tstorm_per_queue_stat tstats;
2057 u8 qid = p_ll2_conn->queue_id;
2058 u32 tstats_addr;
2059
2060 memset(&tstats, 0, sizeof(tstats));
2061 tstats_addr = BAR0_MAP_REG_TSDM_RAM +
2062 CORE_LL2_TSTORM_PER_QUEUE_STAT_OFFSET(qid);
2063 qed_memcpy_from(p_hwfn, p_ptt, &tstats, tstats_addr, sizeof(tstats));
2064
2065 p_stats->packet_too_big_discard =
2066 HILO_64_REGPAIR(tstats.packet_too_big_discard);
2067 p_stats->no_buff_discard = HILO_64_REGPAIR(tstats.no_buff_discard);
2068}
2069
2070static void _qed_ll2_get_ustats(struct qed_hwfn *p_hwfn,
2071 struct qed_ptt *p_ptt,
2072 struct qed_ll2_info *p_ll2_conn,
2073 struct qed_ll2_stats *p_stats)
2074{
2075 struct core_ll2_ustorm_per_queue_stat ustats;
2076 u8 qid = p_ll2_conn->queue_id;
2077 u32 ustats_addr;
2078
2079 memset(&ustats, 0, sizeof(ustats));
2080 ustats_addr = BAR0_MAP_REG_USDM_RAM +
2081 CORE_LL2_USTORM_PER_QUEUE_STAT_OFFSET(qid);
2082 qed_memcpy_from(p_hwfn, p_ptt, &ustats, ustats_addr, sizeof(ustats));
2083
2084 p_stats->rcv_ucast_bytes = HILO_64_REGPAIR(ustats.rcv_ucast_bytes);
2085 p_stats->rcv_mcast_bytes = HILO_64_REGPAIR(ustats.rcv_mcast_bytes);
2086 p_stats->rcv_bcast_bytes = HILO_64_REGPAIR(ustats.rcv_bcast_bytes);
2087 p_stats->rcv_ucast_pkts = HILO_64_REGPAIR(ustats.rcv_ucast_pkts);
2088 p_stats->rcv_mcast_pkts = HILO_64_REGPAIR(ustats.rcv_mcast_pkts);
2089 p_stats->rcv_bcast_pkts = HILO_64_REGPAIR(ustats.rcv_bcast_pkts);
2090}
2091
2092static void _qed_ll2_get_pstats(struct qed_hwfn *p_hwfn,
2093 struct qed_ptt *p_ptt,
2094 struct qed_ll2_info *p_ll2_conn,
2095 struct qed_ll2_stats *p_stats)
2096{
2097 struct core_ll2_pstorm_per_queue_stat pstats;
2098 u8 stats_id = p_ll2_conn->tx_stats_id;
2099 u32 pstats_addr;
2100
2101 memset(&pstats, 0, sizeof(pstats));
2102 pstats_addr = BAR0_MAP_REG_PSDM_RAM +
2103 CORE_LL2_PSTORM_PER_QUEUE_STAT_OFFSET(stats_id);
2104 qed_memcpy_from(p_hwfn, p_ptt, &pstats, pstats_addr, sizeof(pstats));
2105
2106 p_stats->sent_ucast_bytes = HILO_64_REGPAIR(pstats.sent_ucast_bytes);
2107 p_stats->sent_mcast_bytes = HILO_64_REGPAIR(pstats.sent_mcast_bytes);
2108 p_stats->sent_bcast_bytes = HILO_64_REGPAIR(pstats.sent_bcast_bytes);
2109 p_stats->sent_ucast_pkts = HILO_64_REGPAIR(pstats.sent_ucast_pkts);
2110 p_stats->sent_mcast_pkts = HILO_64_REGPAIR(pstats.sent_mcast_pkts);
2111 p_stats->sent_bcast_pkts = HILO_64_REGPAIR(pstats.sent_bcast_pkts);
2112}
2113
2114int qed_ll2_get_stats(void *cxt,
2115 u8 connection_handle, struct qed_ll2_stats *p_stats)
2116{
2117 struct qed_hwfn *p_hwfn = cxt;
2118 struct qed_ll2_info *p_ll2_conn = NULL;
2119 struct qed_ptt *p_ptt;
2120
2121 memset(p_stats, 0, sizeof(*p_stats));
2122
2123 if ((connection_handle >= QED_MAX_NUM_OF_LL2_CONNECTIONS) ||
2124 !p_hwfn->p_ll2_info)
2125 return -EINVAL;
2126
2127 p_ll2_conn = &p_hwfn->p_ll2_info[connection_handle];
2128
2129 p_ptt = qed_ptt_acquire(p_hwfn);
2130 if (!p_ptt) {
2131 DP_ERR(p_hwfn, "Failed to acquire ptt\n");
2132 return -EINVAL;
2133 }
2134
2135 if (p_ll2_conn->input.gsi_enable)
2136 _qed_ll2_get_port_stats(p_hwfn, p_ptt, p_stats);
2137 _qed_ll2_get_tstats(p_hwfn, p_ptt, p_ll2_conn, p_stats);
2138 _qed_ll2_get_ustats(p_hwfn, p_ptt, p_ll2_conn, p_stats);
2139 if (p_ll2_conn->tx_stats_en)
2140 _qed_ll2_get_pstats(p_hwfn, p_ptt, p_ll2_conn, p_stats);
2141
2142 qed_ptt_release(p_hwfn, p_ptt);
2143 return 0;
2144}
2145
2146static void qed_ll2b_release_rx_packet(void *cxt,
2147 u8 connection_handle,
2148 void *cookie,
2149 dma_addr_t rx_buf_addr,
2150 bool b_last_packet)
2151{
2152 struct qed_hwfn *p_hwfn = cxt;
2153
2154 qed_ll2_dealloc_buffer(p_hwfn->cdev, cookie);
2155}
2156
2157static void qed_ll2_register_cb_ops(struct qed_dev *cdev,
2158 const struct qed_ll2_cb_ops *ops,
2159 void *cookie)
2160{
2161 cdev->ll2->cbs = ops;
2162 cdev->ll2->cb_cookie = cookie;
2163}
2164
2165struct qed_ll2_cbs ll2_cbs = {
2166 .rx_comp_cb = &qed_ll2b_complete_rx_packet,
2167 .rx_release_cb = &qed_ll2b_release_rx_packet,
2168 .tx_comp_cb = &qed_ll2b_complete_tx_packet,
2169 .tx_release_cb = &qed_ll2b_complete_tx_packet,
2170};
2171
2172static void qed_ll2_set_conn_data(struct qed_dev *cdev,
2173 struct qed_ll2_acquire_data *data,
2174 struct qed_ll2_params *params,
2175 enum qed_ll2_conn_type conn_type,
2176 u8 *handle, bool lb)
2177{
2178 memset(data, 0, sizeof(*data));
2179
2180 data->input.conn_type = conn_type;
2181 data->input.mtu = params->mtu;
2182 data->input.rx_num_desc = QED_LL2_RX_SIZE;
2183 data->input.rx_drop_ttl0_flg = params->drop_ttl0_packets;
2184 data->input.rx_vlan_removal_en = params->rx_vlan_stripping;
2185 data->input.tx_num_desc = QED_LL2_TX_SIZE;
2186 data->p_connection_handle = handle;
2187 data->cbs = &ll2_cbs;
2188 ll2_cbs.cookie = QED_LEADING_HWFN(cdev);
2189
2190 if (lb) {
2191 data->input.tx_tc = PKT_LB_TC;
2192 data->input.tx_dest = QED_LL2_TX_DEST_LB;
2193 } else {
2194 data->input.tx_tc = 0;
2195 data->input.tx_dest = QED_LL2_TX_DEST_NW;
2196 }
2197}
2198
2199static int qed_ll2_start_ooo(struct qed_dev *cdev,
2200 struct qed_ll2_params *params)
2201{
2202 struct qed_hwfn *hwfn = QED_LEADING_HWFN(cdev);
2203 u8 *handle = &hwfn->pf_params.iscsi_pf_params.ll2_ooo_queue_id;
2204 struct qed_ll2_acquire_data data;
2205 int rc;
2206
2207 qed_ll2_set_conn_data(cdev, &data, params,
2208 QED_LL2_TYPE_OOO, handle, true);
2209
2210 rc = qed_ll2_acquire_connection(hwfn, &data);
2211 if (rc) {
2212 DP_INFO(cdev, "Failed to acquire LL2 OOO connection\n");
2213 goto out;
2214 }
2215
2216 rc = qed_ll2_establish_connection(hwfn, *handle);
2217 if (rc) {
2218 DP_INFO(cdev, "Failed to establist LL2 OOO connection\n");
2219 goto fail;
2220 }
2221
2222 return 0;
2223
2224fail:
2225 qed_ll2_release_connection(hwfn, *handle);
2226out:
2227 *handle = QED_LL2_UNUSED_HANDLE;
2228 return rc;
2229}
2230
2231static int qed_ll2_start(struct qed_dev *cdev, struct qed_ll2_params *params)
2232{
2233 struct qed_ll2_buffer *buffer, *tmp_buffer;
2234 enum qed_ll2_conn_type conn_type;
2235 struct qed_ll2_acquire_data data;
2236 struct qed_ptt *p_ptt;
2237 int rc, i;
2238
2239
2240 /* Initialize LL2 locks & lists */
2241 INIT_LIST_HEAD(&cdev->ll2->list);
2242 spin_lock_init(&cdev->ll2->lock);
2243 cdev->ll2->rx_size = NET_SKB_PAD + ETH_HLEN +
2244 L1_CACHE_BYTES + params->mtu;
2245
2246 /*Allocate memory for LL2 */
2247 DP_INFO(cdev, "Allocating LL2 buffers of size %08x bytes\n",
2248 cdev->ll2->rx_size);
2249 for (i = 0; i < QED_LL2_RX_SIZE; i++) {
2250 buffer = kzalloc(sizeof(*buffer), GFP_KERNEL);
2251 if (!buffer) {
2252 DP_INFO(cdev, "Failed to allocate LL2 buffers\n");
2253 goto fail;
2254 }
2255
2256 rc = qed_ll2_alloc_buffer(cdev, (u8 **)&buffer->data,
2257 &buffer->phys_addr);
2258 if (rc) {
2259 kfree(buffer);
2260 goto fail;
2261 }
2262
2263 list_add_tail(&buffer->list, &cdev->ll2->list);
2264 }
2265
2266 switch (QED_LEADING_HWFN(cdev)->hw_info.personality) {
2267 case QED_PCI_FCOE:
2268 conn_type = QED_LL2_TYPE_FCOE;
2269 break;
2270 case QED_PCI_ISCSI:
2271 conn_type = QED_LL2_TYPE_ISCSI;
2272 break;
2273 case QED_PCI_ETH_ROCE:
2274 conn_type = QED_LL2_TYPE_ROCE;
2275 break;
2276 default:
2277 conn_type = QED_LL2_TYPE_TEST;
2278 }
2279
2280 qed_ll2_set_conn_data(cdev, &data, params, conn_type,
2281 &cdev->ll2->handle, false);
2282
2283 rc = qed_ll2_acquire_connection(QED_LEADING_HWFN(cdev), &data);
2284 if (rc) {
2285 DP_INFO(cdev, "Failed to acquire LL2 connection\n");
2286 goto fail;
2287 }
2288
2289 rc = qed_ll2_establish_connection(QED_LEADING_HWFN(cdev),
2290 cdev->ll2->handle);
2291 if (rc) {
2292 DP_INFO(cdev, "Failed to establish LL2 connection\n");
2293 goto release_fail;
2294 }
2295
2296 /* Post all Rx buffers to FW */
2297 spin_lock_bh(&cdev->ll2->lock);
2298 list_for_each_entry_safe(buffer, tmp_buffer, &cdev->ll2->list, list) {
2299 rc = qed_ll2_post_rx_buffer(QED_LEADING_HWFN(cdev),
2300 cdev->ll2->handle,
2301 buffer->phys_addr, 0, buffer, 1);
2302 if (rc) {
2303 DP_INFO(cdev,
2304 "Failed to post an Rx buffer; Deleting it\n");
2305 dma_unmap_single(&cdev->pdev->dev, buffer->phys_addr,
2306 cdev->ll2->rx_size, DMA_FROM_DEVICE);
2307 kfree(buffer->data);
2308 list_del(&buffer->list);
2309 kfree(buffer);
2310 } else {
2311 cdev->ll2->rx_cnt++;
2312 }
2313 }
2314 spin_unlock_bh(&cdev->ll2->lock);
2315
2316 if (!cdev->ll2->rx_cnt) {
2317 DP_INFO(cdev, "Failed passing even a single Rx buffer\n");
2318 goto release_terminate;
2319 }
2320
2321 if (!is_valid_ether_addr(params->ll2_mac_address)) {
2322 DP_INFO(cdev, "Invalid Ethernet address\n");
2323 goto release_terminate;
2324 }
2325
2326 if (QED_LEADING_HWFN(cdev)->hw_info.personality == QED_PCI_ISCSI) {
2327 DP_VERBOSE(cdev, QED_MSG_STORAGE, "Starting OOO LL2 queue\n");
2328 rc = qed_ll2_start_ooo(cdev, params);
2329 if (rc) {
2330 DP_INFO(cdev,
2331 "Failed to initialize the OOO LL2 queue\n");
2332 goto release_terminate;
2333 }
2334 }
2335
2336 p_ptt = qed_ptt_acquire(QED_LEADING_HWFN(cdev));
2337 if (!p_ptt) {
2338 DP_INFO(cdev, "Failed to acquire PTT\n");
2339 goto release_terminate;
2340 }
2341
2342 rc = qed_llh_add_mac_filter(QED_LEADING_HWFN(cdev), p_ptt,
2343 params->ll2_mac_address);
2344 qed_ptt_release(QED_LEADING_HWFN(cdev), p_ptt);
2345 if (rc) {
2346 DP_ERR(cdev, "Failed to allocate LLH filter\n");
2347 goto release_terminate_all;
2348 }
2349
2350 ether_addr_copy(cdev->ll2_mac_address, params->ll2_mac_address);
2351 return 0;
2352
2353release_terminate_all:
2354
2355release_terminate:
2356 qed_ll2_terminate_connection(QED_LEADING_HWFN(cdev), cdev->ll2->handle);
2357release_fail:
2358 qed_ll2_release_connection(QED_LEADING_HWFN(cdev), cdev->ll2->handle);
2359fail:
2360 qed_ll2_kill_buffers(cdev);
2361 cdev->ll2->handle = QED_LL2_UNUSED_HANDLE;
2362 return -EINVAL;
2363}
2364
2365static int qed_ll2_stop(struct qed_dev *cdev)
2366{
2367 struct qed_ptt *p_ptt;
2368 int rc;
2369
2370 if (cdev->ll2->handle == QED_LL2_UNUSED_HANDLE)
2371 return 0;
2372
2373 p_ptt = qed_ptt_acquire(QED_LEADING_HWFN(cdev));
2374 if (!p_ptt) {
2375 DP_INFO(cdev, "Failed to acquire PTT\n");
2376 goto fail;
2377 }
2378
2379 qed_llh_remove_mac_filter(QED_LEADING_HWFN(cdev), p_ptt,
2380 cdev->ll2_mac_address);
2381 qed_ptt_release(QED_LEADING_HWFN(cdev), p_ptt);
2382 eth_zero_addr(cdev->ll2_mac_address);
2383
2384 if (QED_LEADING_HWFN(cdev)->hw_info.personality == QED_PCI_ISCSI)
2385 qed_ll2_stop_ooo(cdev);
2386
2387 rc = qed_ll2_terminate_connection(QED_LEADING_HWFN(cdev),
2388 cdev->ll2->handle);
2389 if (rc)
2390 DP_INFO(cdev, "Failed to terminate LL2 connection\n");
2391
2392 qed_ll2_kill_buffers(cdev);
2393
2394 qed_ll2_release_connection(QED_LEADING_HWFN(cdev), cdev->ll2->handle);
2395 cdev->ll2->handle = QED_LL2_UNUSED_HANDLE;
2396
2397 return rc;
2398fail:
2399 return -EINVAL;
2400}
2401
2402static int qed_ll2_start_xmit(struct qed_dev *cdev, struct sk_buff *skb)
2403{
2404 struct qed_ll2_tx_pkt_info pkt;
2405 const skb_frag_t *frag;
2406 int rc = -EINVAL, i;
2407 dma_addr_t mapping;
2408 u16 vlan = 0;
2409 u8 flags = 0;
2410
2411 if (unlikely(skb->ip_summed != CHECKSUM_NONE)) {
2412 DP_INFO(cdev, "Cannot transmit a checksummed packet\n");
2413 return -EINVAL;
2414 }
2415
2416 if (1 + skb_shinfo(skb)->nr_frags > CORE_LL2_TX_MAX_BDS_PER_PACKET) {
2417 DP_ERR(cdev, "Cannot transmit a packet with %d fragments\n",
2418 1 + skb_shinfo(skb)->nr_frags);
2419 return -EINVAL;
2420 }
2421
2422 mapping = dma_map_single(&cdev->pdev->dev, skb->data,
2423 skb->len, DMA_TO_DEVICE);
2424 if (unlikely(dma_mapping_error(&cdev->pdev->dev, mapping))) {
2425 DP_NOTICE(cdev, "SKB mapping failed\n");
2426 return -EINVAL;
2427 }
2428
2429 /* Request HW to calculate IP csum */
2430 if (!((vlan_get_protocol(skb) == htons(ETH_P_IPV6)) &&
2431 ipv6_hdr(skb)->nexthdr == NEXTHDR_IPV6))
2432 flags |= BIT(CORE_TX_BD_DATA_IP_CSUM_SHIFT);
2433
2434 if (skb_vlan_tag_present(skb)) {
2435 vlan = skb_vlan_tag_get(skb);
2436 flags |= BIT(CORE_TX_BD_DATA_VLAN_INSERTION_SHIFT);
2437 }
2438
2439 memset(&pkt, 0, sizeof(pkt));
2440 pkt.num_of_bds = 1 + skb_shinfo(skb)->nr_frags;
2441 pkt.vlan = vlan;
2442 pkt.bd_flags = flags;
2443 pkt.tx_dest = QED_LL2_TX_DEST_NW;
2444 pkt.first_frag = mapping;
2445 pkt.first_frag_len = skb->len;
2446 pkt.cookie = skb;
2447
2448 rc = qed_ll2_prepare_tx_packet(&cdev->hwfns[0], cdev->ll2->handle,
2449 &pkt, 1);
2450 if (rc)
2451 goto err;
2452
2453 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
2454 frag = &skb_shinfo(skb)->frags[i];
2455
2456 mapping = skb_frag_dma_map(&cdev->pdev->dev, frag, 0,
2457 skb_frag_size(frag), DMA_TO_DEVICE);
2458
2459 if (unlikely(dma_mapping_error(&cdev->pdev->dev, mapping))) {
2460 DP_NOTICE(cdev,
2461 "Unable to map frag - dropping packet\n");
2462 goto err;
2463 }
2464
2465 rc = qed_ll2_set_fragment_of_tx_packet(QED_LEADING_HWFN(cdev),
2466 cdev->ll2->handle,
2467 mapping,
2468 skb_frag_size(frag));
2469
2470 /* if failed not much to do here, partial packet has been posted
2471 * we can't free memory, will need to wait for completion.
2472 */
2473 if (rc)
2474 goto err2;
2475 }
2476
2477 return 0;
2478
2479err:
2480 dma_unmap_single(&cdev->pdev->dev, mapping, skb->len, DMA_TO_DEVICE);
2481
2482err2:
2483 return rc;
2484}
2485
2486static int qed_ll2_stats(struct qed_dev *cdev, struct qed_ll2_stats *stats)
2487{
2488 if (!cdev->ll2)
2489 return -EINVAL;
2490
2491 return qed_ll2_get_stats(QED_LEADING_HWFN(cdev),
2492 cdev->ll2->handle, stats);
2493}
2494
2495const struct qed_ll2_ops qed_ll2_ops_pass = {
2496 .start = &qed_ll2_start,
2497 .stop = &qed_ll2_stop,
2498 .start_xmit = &qed_ll2_start_xmit,
2499 .register_cb_ops = &qed_ll2_register_cb_ops,
2500 .get_stats = &qed_ll2_stats,
2501};
2502
2503int qed_ll2_alloc_if(struct qed_dev *cdev)
2504{
2505 cdev->ll2 = kzalloc(sizeof(*cdev->ll2), GFP_KERNEL);
2506 return cdev->ll2 ? 0 : -ENOMEM;
2507}
2508
2509void qed_ll2_dealloc_if(struct qed_dev *cdev)
2510{
2511 kfree(cdev->ll2);
2512 cdev->ll2 = NULL;
2513}
1/* QLogic qed NIC Driver
2 * Copyright (c) 2015-2017 QLogic Corporation
3 *
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
9 *
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
12 * conditions are met:
13 *
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
16 * disclaimer.
17 *
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and /or other materials
21 * provided with the distribution.
22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 * SOFTWARE.
31 */
32
33#include <linux/types.h>
34#include <asm/byteorder.h>
35#include <linux/dma-mapping.h>
36#include <linux/if_vlan.h>
37#include <linux/kernel.h>
38#include <linux/pci.h>
39#include <linux/slab.h>
40#include <linux/stddef.h>
41#include <linux/workqueue.h>
42#include <net/ipv6.h>
43#include <linux/bitops.h>
44#include <linux/delay.h>
45#include <linux/errno.h>
46#include <linux/etherdevice.h>
47#include <linux/io.h>
48#include <linux/list.h>
49#include <linux/mutex.h>
50#include <linux/spinlock.h>
51#include <linux/string.h>
52#include <linux/qed/qed_ll2_if.h>
53#include "qed.h"
54#include "qed_cxt.h"
55#include "qed_dev_api.h"
56#include "qed_hsi.h"
57#include "qed_hw.h"
58#include "qed_int.h"
59#include "qed_ll2.h"
60#include "qed_mcp.h"
61#include "qed_ooo.h"
62#include "qed_reg_addr.h"
63#include "qed_sp.h"
64#include "qed_rdma.h"
65
66#define QED_LL2_RX_REGISTERED(ll2) ((ll2)->rx_queue.b_cb_registered)
67#define QED_LL2_TX_REGISTERED(ll2) ((ll2)->tx_queue.b_cb_registered)
68
69#define QED_LL2_TX_SIZE (256)
70#define QED_LL2_RX_SIZE (4096)
71
72struct qed_cb_ll2_info {
73 int rx_cnt;
74 u32 rx_size;
75 u8 handle;
76
77 /* Lock protecting LL2 buffer lists in sleepless context */
78 spinlock_t lock;
79 struct list_head list;
80
81 const struct qed_ll2_cb_ops *cbs;
82 void *cb_cookie;
83};
84
85struct qed_ll2_buffer {
86 struct list_head list;
87 void *data;
88 dma_addr_t phys_addr;
89};
90
91static void qed_ll2b_complete_tx_packet(void *cxt,
92 u8 connection_handle,
93 void *cookie,
94 dma_addr_t first_frag_addr,
95 bool b_last_fragment,
96 bool b_last_packet)
97{
98 struct qed_hwfn *p_hwfn = cxt;
99 struct qed_dev *cdev = p_hwfn->cdev;
100 struct sk_buff *skb = cookie;
101
102 /* All we need to do is release the mapping */
103 dma_unmap_single(&p_hwfn->cdev->pdev->dev, first_frag_addr,
104 skb_headlen(skb), DMA_TO_DEVICE);
105
106 if (cdev->ll2->cbs && cdev->ll2->cbs->tx_cb)
107 cdev->ll2->cbs->tx_cb(cdev->ll2->cb_cookie, skb,
108 b_last_fragment);
109
110 dev_kfree_skb_any(skb);
111}
112
113static int qed_ll2_alloc_buffer(struct qed_dev *cdev,
114 u8 **data, dma_addr_t *phys_addr)
115{
116 *data = kmalloc(cdev->ll2->rx_size, GFP_ATOMIC);
117 if (!(*data)) {
118 DP_INFO(cdev, "Failed to allocate LL2 buffer data\n");
119 return -ENOMEM;
120 }
121
122 *phys_addr = dma_map_single(&cdev->pdev->dev,
123 ((*data) + NET_SKB_PAD),
124 cdev->ll2->rx_size, DMA_FROM_DEVICE);
125 if (dma_mapping_error(&cdev->pdev->dev, *phys_addr)) {
126 DP_INFO(cdev, "Failed to map LL2 buffer data\n");
127 kfree((*data));
128 return -ENOMEM;
129 }
130
131 return 0;
132}
133
134static int qed_ll2_dealloc_buffer(struct qed_dev *cdev,
135 struct qed_ll2_buffer *buffer)
136{
137 spin_lock_bh(&cdev->ll2->lock);
138
139 dma_unmap_single(&cdev->pdev->dev, buffer->phys_addr,
140 cdev->ll2->rx_size, DMA_FROM_DEVICE);
141 kfree(buffer->data);
142 list_del(&buffer->list);
143
144 cdev->ll2->rx_cnt--;
145 if (!cdev->ll2->rx_cnt)
146 DP_INFO(cdev, "All LL2 entries were removed\n");
147
148 spin_unlock_bh(&cdev->ll2->lock);
149
150 return 0;
151}
152
153static void qed_ll2_kill_buffers(struct qed_dev *cdev)
154{
155 struct qed_ll2_buffer *buffer, *tmp_buffer;
156
157 list_for_each_entry_safe(buffer, tmp_buffer, &cdev->ll2->list, list)
158 qed_ll2_dealloc_buffer(cdev, buffer);
159}
160
161static void qed_ll2b_complete_rx_packet(void *cxt,
162 struct qed_ll2_comp_rx_data *data)
163{
164 struct qed_hwfn *p_hwfn = cxt;
165 struct qed_ll2_buffer *buffer = data->cookie;
166 struct qed_dev *cdev = p_hwfn->cdev;
167 dma_addr_t new_phys_addr;
168 struct sk_buff *skb;
169 bool reuse = false;
170 int rc = -EINVAL;
171 u8 *new_data;
172
173 DP_VERBOSE(p_hwfn,
174 (NETIF_MSG_RX_STATUS | QED_MSG_STORAGE | NETIF_MSG_PKTDATA),
175 "Got an LL2 Rx completion: [Buffer at phys 0x%llx, offset 0x%02x] Length 0x%04x Parse_flags 0x%04x vlan 0x%04x Opaque data [0x%08x:0x%08x]\n",
176 (u64)data->rx_buf_addr,
177 data->u.placement_offset,
178 data->length.packet_length,
179 data->parse_flags,
180 data->vlan, data->opaque_data_0, data->opaque_data_1);
181
182 if ((cdev->dp_module & NETIF_MSG_PKTDATA) && buffer->data) {
183 print_hex_dump(KERN_INFO, "",
184 DUMP_PREFIX_OFFSET, 16, 1,
185 buffer->data, data->length.packet_length, false);
186 }
187
188 /* Determine if data is valid */
189 if (data->length.packet_length < ETH_HLEN)
190 reuse = true;
191
192 /* Allocate a replacement for buffer; Reuse upon failure */
193 if (!reuse)
194 rc = qed_ll2_alloc_buffer(p_hwfn->cdev, &new_data,
195 &new_phys_addr);
196
197 /* If need to reuse or there's no replacement buffer, repost this */
198 if (rc)
199 goto out_post;
200 dma_unmap_single(&cdev->pdev->dev, buffer->phys_addr,
201 cdev->ll2->rx_size, DMA_FROM_DEVICE);
202
203 skb = build_skb(buffer->data, 0);
204 if (!skb) {
205 DP_INFO(cdev, "Failed to build SKB\n");
206 kfree(buffer->data);
207 goto out_post1;
208 }
209
210 data->u.placement_offset += NET_SKB_PAD;
211 skb_reserve(skb, data->u.placement_offset);
212 skb_put(skb, data->length.packet_length);
213 skb_checksum_none_assert(skb);
214
215 /* Get parital ethernet information instead of eth_type_trans(),
216 * Since we don't have an associated net_device.
217 */
218 skb_reset_mac_header(skb);
219 skb->protocol = eth_hdr(skb)->h_proto;
220
221 /* Pass SKB onward */
222 if (cdev->ll2->cbs && cdev->ll2->cbs->rx_cb) {
223 if (data->vlan)
224 __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q),
225 data->vlan);
226 cdev->ll2->cbs->rx_cb(cdev->ll2->cb_cookie, skb,
227 data->opaque_data_0,
228 data->opaque_data_1);
229 } else {
230 DP_VERBOSE(p_hwfn, (NETIF_MSG_RX_STATUS | NETIF_MSG_PKTDATA |
231 QED_MSG_LL2 | QED_MSG_STORAGE),
232 "Dropping the packet\n");
233 kfree(buffer->data);
234 }
235
236out_post1:
237 /* Update Buffer information and update FW producer */
238 buffer->data = new_data;
239 buffer->phys_addr = new_phys_addr;
240
241out_post:
242 rc = qed_ll2_post_rx_buffer(p_hwfn, cdev->ll2->handle,
243 buffer->phys_addr, 0, buffer, 1);
244 if (rc)
245 qed_ll2_dealloc_buffer(cdev, buffer);
246}
247
248static struct qed_ll2_info *__qed_ll2_handle_sanity(struct qed_hwfn *p_hwfn,
249 u8 connection_handle,
250 bool b_lock,
251 bool b_only_active)
252{
253 struct qed_ll2_info *p_ll2_conn, *p_ret = NULL;
254
255 if (connection_handle >= QED_MAX_NUM_OF_LL2_CONNECTIONS)
256 return NULL;
257
258 if (!p_hwfn->p_ll2_info)
259 return NULL;
260
261 p_ll2_conn = &p_hwfn->p_ll2_info[connection_handle];
262
263 if (b_only_active) {
264 if (b_lock)
265 mutex_lock(&p_ll2_conn->mutex);
266 if (p_ll2_conn->b_active)
267 p_ret = p_ll2_conn;
268 if (b_lock)
269 mutex_unlock(&p_ll2_conn->mutex);
270 } else {
271 p_ret = p_ll2_conn;
272 }
273
274 return p_ret;
275}
276
277static struct qed_ll2_info *qed_ll2_handle_sanity(struct qed_hwfn *p_hwfn,
278 u8 connection_handle)
279{
280 return __qed_ll2_handle_sanity(p_hwfn, connection_handle, false, true);
281}
282
283static struct qed_ll2_info *qed_ll2_handle_sanity_lock(struct qed_hwfn *p_hwfn,
284 u8 connection_handle)
285{
286 return __qed_ll2_handle_sanity(p_hwfn, connection_handle, true, true);
287}
288
289static struct qed_ll2_info *qed_ll2_handle_sanity_inactive(struct qed_hwfn
290 *p_hwfn,
291 u8 connection_handle)
292{
293 return __qed_ll2_handle_sanity(p_hwfn, connection_handle, false, false);
294}
295
296static void qed_ll2_txq_flush(struct qed_hwfn *p_hwfn, u8 connection_handle)
297{
298 bool b_last_packet = false, b_last_frag = false;
299 struct qed_ll2_tx_packet *p_pkt = NULL;
300 struct qed_ll2_info *p_ll2_conn;
301 struct qed_ll2_tx_queue *p_tx;
302 unsigned long flags = 0;
303 dma_addr_t tx_frag;
304
305 p_ll2_conn = qed_ll2_handle_sanity_inactive(p_hwfn, connection_handle);
306 if (!p_ll2_conn)
307 return;
308
309 p_tx = &p_ll2_conn->tx_queue;
310
311 spin_lock_irqsave(&p_tx->lock, flags);
312 while (!list_empty(&p_tx->active_descq)) {
313 p_pkt = list_first_entry(&p_tx->active_descq,
314 struct qed_ll2_tx_packet, list_entry);
315 if (!p_pkt)
316 break;
317
318 list_del(&p_pkt->list_entry);
319 b_last_packet = list_empty(&p_tx->active_descq);
320 list_add_tail(&p_pkt->list_entry, &p_tx->free_descq);
321 spin_unlock_irqrestore(&p_tx->lock, flags);
322 if (p_ll2_conn->input.conn_type == QED_LL2_TYPE_OOO) {
323 struct qed_ooo_buffer *p_buffer;
324
325 p_buffer = (struct qed_ooo_buffer *)p_pkt->cookie;
326 qed_ooo_put_free_buffer(p_hwfn, p_hwfn->p_ooo_info,
327 p_buffer);
328 } else {
329 p_tx->cur_completing_packet = *p_pkt;
330 p_tx->cur_completing_bd_idx = 1;
331 b_last_frag =
332 p_tx->cur_completing_bd_idx == p_pkt->bd_used;
333 tx_frag = p_pkt->bds_set[0].tx_frag;
334 p_ll2_conn->cbs.tx_release_cb(p_ll2_conn->cbs.cookie,
335 p_ll2_conn->my_id,
336 p_pkt->cookie,
337 tx_frag,
338 b_last_frag,
339 b_last_packet);
340 }
341 spin_lock_irqsave(&p_tx->lock, flags);
342 }
343 spin_unlock_irqrestore(&p_tx->lock, flags);
344}
345
346static int qed_ll2_txq_completion(struct qed_hwfn *p_hwfn, void *p_cookie)
347{
348 struct qed_ll2_info *p_ll2_conn = p_cookie;
349 struct qed_ll2_tx_queue *p_tx = &p_ll2_conn->tx_queue;
350 u16 new_idx = 0, num_bds = 0, num_bds_in_packet = 0;
351 struct qed_ll2_tx_packet *p_pkt;
352 bool b_last_frag = false;
353 unsigned long flags;
354 int rc = -EINVAL;
355
356 spin_lock_irqsave(&p_tx->lock, flags);
357 if (p_tx->b_completing_packet) {
358 rc = -EBUSY;
359 goto out;
360 }
361
362 new_idx = le16_to_cpu(*p_tx->p_fw_cons);
363 num_bds = ((s16)new_idx - (s16)p_tx->bds_idx);
364 while (num_bds) {
365 if (list_empty(&p_tx->active_descq))
366 goto out;
367
368 p_pkt = list_first_entry(&p_tx->active_descq,
369 struct qed_ll2_tx_packet, list_entry);
370 if (!p_pkt)
371 goto out;
372
373 p_tx->b_completing_packet = true;
374 p_tx->cur_completing_packet = *p_pkt;
375 num_bds_in_packet = p_pkt->bd_used;
376 list_del(&p_pkt->list_entry);
377
378 if (num_bds < num_bds_in_packet) {
379 DP_NOTICE(p_hwfn,
380 "Rest of BDs does not cover whole packet\n");
381 goto out;
382 }
383
384 num_bds -= num_bds_in_packet;
385 p_tx->bds_idx += num_bds_in_packet;
386 while (num_bds_in_packet--)
387 qed_chain_consume(&p_tx->txq_chain);
388
389 p_tx->cur_completing_bd_idx = 1;
390 b_last_frag = p_tx->cur_completing_bd_idx == p_pkt->bd_used;
391 list_add_tail(&p_pkt->list_entry, &p_tx->free_descq);
392
393 spin_unlock_irqrestore(&p_tx->lock, flags);
394
395 p_ll2_conn->cbs.tx_comp_cb(p_ll2_conn->cbs.cookie,
396 p_ll2_conn->my_id,
397 p_pkt->cookie,
398 p_pkt->bds_set[0].tx_frag,
399 b_last_frag, !num_bds);
400
401 spin_lock_irqsave(&p_tx->lock, flags);
402 }
403
404 p_tx->b_completing_packet = false;
405 rc = 0;
406out:
407 spin_unlock_irqrestore(&p_tx->lock, flags);
408 return rc;
409}
410
411static void qed_ll2_rxq_parse_gsi(struct qed_hwfn *p_hwfn,
412 union core_rx_cqe_union *p_cqe,
413 struct qed_ll2_comp_rx_data *data)
414{
415 data->parse_flags = le16_to_cpu(p_cqe->rx_cqe_gsi.parse_flags.flags);
416 data->length.data_length = le16_to_cpu(p_cqe->rx_cqe_gsi.data_length);
417 data->vlan = le16_to_cpu(p_cqe->rx_cqe_gsi.vlan);
418 data->opaque_data_0 = le32_to_cpu(p_cqe->rx_cqe_gsi.src_mac_addrhi);
419 data->opaque_data_1 = le16_to_cpu(p_cqe->rx_cqe_gsi.src_mac_addrlo);
420 data->u.data_length_error = p_cqe->rx_cqe_gsi.data_length_error;
421 data->qp_id = le16_to_cpu(p_cqe->rx_cqe_gsi.qp_id);
422
423 data->src_qp = le32_to_cpu(p_cqe->rx_cqe_gsi.src_qp);
424}
425
426static void qed_ll2_rxq_parse_reg(struct qed_hwfn *p_hwfn,
427 union core_rx_cqe_union *p_cqe,
428 struct qed_ll2_comp_rx_data *data)
429{
430 data->parse_flags = le16_to_cpu(p_cqe->rx_cqe_fp.parse_flags.flags);
431 data->err_flags = le16_to_cpu(p_cqe->rx_cqe_fp.err_flags.flags);
432 data->length.packet_length =
433 le16_to_cpu(p_cqe->rx_cqe_fp.packet_length);
434 data->vlan = le16_to_cpu(p_cqe->rx_cqe_fp.vlan);
435 data->opaque_data_0 = le32_to_cpu(p_cqe->rx_cqe_fp.opaque_data.data[0]);
436 data->opaque_data_1 = le32_to_cpu(p_cqe->rx_cqe_fp.opaque_data.data[1]);
437 data->u.placement_offset = p_cqe->rx_cqe_fp.placement_offset;
438}
439
440static int
441qed_ll2_handle_slowpath(struct qed_hwfn *p_hwfn,
442 struct qed_ll2_info *p_ll2_conn,
443 union core_rx_cqe_union *p_cqe,
444 unsigned long *p_lock_flags)
445{
446 struct qed_ll2_rx_queue *p_rx = &p_ll2_conn->rx_queue;
447 struct core_rx_slow_path_cqe *sp_cqe;
448
449 sp_cqe = &p_cqe->rx_cqe_sp;
450 if (sp_cqe->ramrod_cmd_id != CORE_RAMROD_RX_QUEUE_FLUSH) {
451 DP_NOTICE(p_hwfn,
452 "LL2 - unexpected Rx CQE slowpath ramrod_cmd_id:%d\n",
453 sp_cqe->ramrod_cmd_id);
454 return -EINVAL;
455 }
456
457 if (!p_ll2_conn->cbs.slowpath_cb) {
458 DP_NOTICE(p_hwfn,
459 "LL2 - received RX_QUEUE_FLUSH but no callback was provided\n");
460 return -EINVAL;
461 }
462
463 spin_unlock_irqrestore(&p_rx->lock, *p_lock_flags);
464
465 p_ll2_conn->cbs.slowpath_cb(p_ll2_conn->cbs.cookie,
466 p_ll2_conn->my_id,
467 le32_to_cpu(sp_cqe->opaque_data.data[0]),
468 le32_to_cpu(sp_cqe->opaque_data.data[1]));
469
470 spin_lock_irqsave(&p_rx->lock, *p_lock_flags);
471
472 return 0;
473}
474
475static int
476qed_ll2_rxq_handle_completion(struct qed_hwfn *p_hwfn,
477 struct qed_ll2_info *p_ll2_conn,
478 union core_rx_cqe_union *p_cqe,
479 unsigned long *p_lock_flags, bool b_last_cqe)
480{
481 struct qed_ll2_rx_queue *p_rx = &p_ll2_conn->rx_queue;
482 struct qed_ll2_rx_packet *p_pkt = NULL;
483 struct qed_ll2_comp_rx_data data;
484
485 if (!list_empty(&p_rx->active_descq))
486 p_pkt = list_first_entry(&p_rx->active_descq,
487 struct qed_ll2_rx_packet, list_entry);
488 if (!p_pkt) {
489 DP_NOTICE(p_hwfn,
490 "[%d] LL2 Rx completion but active_descq is empty\n",
491 p_ll2_conn->input.conn_type);
492
493 return -EIO;
494 }
495 list_del(&p_pkt->list_entry);
496
497 if (p_cqe->rx_cqe_sp.type == CORE_RX_CQE_TYPE_REGULAR)
498 qed_ll2_rxq_parse_reg(p_hwfn, p_cqe, &data);
499 else
500 qed_ll2_rxq_parse_gsi(p_hwfn, p_cqe, &data);
501 if (qed_chain_consume(&p_rx->rxq_chain) != p_pkt->rxq_bd)
502 DP_NOTICE(p_hwfn,
503 "Mismatch between active_descq and the LL2 Rx chain\n");
504
505 list_add_tail(&p_pkt->list_entry, &p_rx->free_descq);
506
507 data.connection_handle = p_ll2_conn->my_id;
508 data.cookie = p_pkt->cookie;
509 data.rx_buf_addr = p_pkt->rx_buf_addr;
510 data.b_last_packet = b_last_cqe;
511
512 spin_unlock_irqrestore(&p_rx->lock, *p_lock_flags);
513 p_ll2_conn->cbs.rx_comp_cb(p_ll2_conn->cbs.cookie, &data);
514
515 spin_lock_irqsave(&p_rx->lock, *p_lock_flags);
516
517 return 0;
518}
519
520static int qed_ll2_rxq_completion(struct qed_hwfn *p_hwfn, void *cookie)
521{
522 struct qed_ll2_info *p_ll2_conn = (struct qed_ll2_info *)cookie;
523 struct qed_ll2_rx_queue *p_rx = &p_ll2_conn->rx_queue;
524 union core_rx_cqe_union *cqe = NULL;
525 u16 cq_new_idx = 0, cq_old_idx = 0;
526 unsigned long flags = 0;
527 int rc = 0;
528
529 spin_lock_irqsave(&p_rx->lock, flags);
530 cq_new_idx = le16_to_cpu(*p_rx->p_fw_cons);
531 cq_old_idx = qed_chain_get_cons_idx(&p_rx->rcq_chain);
532
533 while (cq_new_idx != cq_old_idx) {
534 bool b_last_cqe = (cq_new_idx == cq_old_idx);
535
536 cqe =
537 (union core_rx_cqe_union *)
538 qed_chain_consume(&p_rx->rcq_chain);
539 cq_old_idx = qed_chain_get_cons_idx(&p_rx->rcq_chain);
540
541 DP_VERBOSE(p_hwfn,
542 QED_MSG_LL2,
543 "LL2 [sw. cons %04x, fw. at %04x] - Got Packet of type %02x\n",
544 cq_old_idx, cq_new_idx, cqe->rx_cqe_sp.type);
545
546 switch (cqe->rx_cqe_sp.type) {
547 case CORE_RX_CQE_TYPE_SLOW_PATH:
548 rc = qed_ll2_handle_slowpath(p_hwfn, p_ll2_conn,
549 cqe, &flags);
550 break;
551 case CORE_RX_CQE_TYPE_GSI_OFFLOAD:
552 case CORE_RX_CQE_TYPE_REGULAR:
553 rc = qed_ll2_rxq_handle_completion(p_hwfn, p_ll2_conn,
554 cqe, &flags,
555 b_last_cqe);
556 break;
557 default:
558 rc = -EIO;
559 }
560 }
561
562 spin_unlock_irqrestore(&p_rx->lock, flags);
563 return rc;
564}
565
566static void qed_ll2_rxq_flush(struct qed_hwfn *p_hwfn, u8 connection_handle)
567{
568 struct qed_ll2_info *p_ll2_conn = NULL;
569 struct qed_ll2_rx_packet *p_pkt = NULL;
570 struct qed_ll2_rx_queue *p_rx;
571 unsigned long flags = 0;
572
573 p_ll2_conn = qed_ll2_handle_sanity_inactive(p_hwfn, connection_handle);
574 if (!p_ll2_conn)
575 return;
576
577 p_rx = &p_ll2_conn->rx_queue;
578
579 spin_lock_irqsave(&p_rx->lock, flags);
580 while (!list_empty(&p_rx->active_descq)) {
581 p_pkt = list_first_entry(&p_rx->active_descq,
582 struct qed_ll2_rx_packet, list_entry);
583 if (!p_pkt)
584 break;
585 list_move_tail(&p_pkt->list_entry, &p_rx->free_descq);
586 spin_unlock_irqrestore(&p_rx->lock, flags);
587
588 if (p_ll2_conn->input.conn_type == QED_LL2_TYPE_OOO) {
589 struct qed_ooo_buffer *p_buffer;
590
591 p_buffer = (struct qed_ooo_buffer *)p_pkt->cookie;
592 qed_ooo_put_free_buffer(p_hwfn, p_hwfn->p_ooo_info,
593 p_buffer);
594 } else {
595 dma_addr_t rx_buf_addr = p_pkt->rx_buf_addr;
596 void *cookie = p_pkt->cookie;
597 bool b_last;
598
599 b_last = list_empty(&p_rx->active_descq);
600 p_ll2_conn->cbs.rx_release_cb(p_ll2_conn->cbs.cookie,
601 p_ll2_conn->my_id,
602 cookie,
603 rx_buf_addr, b_last);
604 }
605 spin_lock_irqsave(&p_rx->lock, flags);
606 }
607 spin_unlock_irqrestore(&p_rx->lock, flags);
608}
609
610static bool
611qed_ll2_lb_rxq_handler_slowpath(struct qed_hwfn *p_hwfn,
612 struct core_rx_slow_path_cqe *p_cqe)
613{
614 struct ooo_opaque *iscsi_ooo;
615 u32 cid;
616
617 if (p_cqe->ramrod_cmd_id != CORE_RAMROD_RX_QUEUE_FLUSH)
618 return false;
619
620 iscsi_ooo = (struct ooo_opaque *)&p_cqe->opaque_data;
621 if (iscsi_ooo->ooo_opcode != TCP_EVENT_DELETE_ISLES)
622 return false;
623
624 /* Need to make a flush */
625 cid = le32_to_cpu(iscsi_ooo->cid);
626 qed_ooo_release_connection_isles(p_hwfn, p_hwfn->p_ooo_info, cid);
627
628 return true;
629}
630
631static int qed_ll2_lb_rxq_handler(struct qed_hwfn *p_hwfn,
632 struct qed_ll2_info *p_ll2_conn)
633{
634 struct qed_ll2_rx_queue *p_rx = &p_ll2_conn->rx_queue;
635 u16 packet_length = 0, parse_flags = 0, vlan = 0;
636 struct qed_ll2_rx_packet *p_pkt = NULL;
637 u32 num_ooo_add_to_peninsula = 0, cid;
638 union core_rx_cqe_union *cqe = NULL;
639 u16 cq_new_idx = 0, cq_old_idx = 0;
640 struct qed_ooo_buffer *p_buffer;
641 struct ooo_opaque *iscsi_ooo;
642 u8 placement_offset = 0;
643 u8 cqe_type;
644
645 cq_new_idx = le16_to_cpu(*p_rx->p_fw_cons);
646 cq_old_idx = qed_chain_get_cons_idx(&p_rx->rcq_chain);
647 if (cq_new_idx == cq_old_idx)
648 return 0;
649
650 while (cq_new_idx != cq_old_idx) {
651 struct core_rx_fast_path_cqe *p_cqe_fp;
652
653 cqe = qed_chain_consume(&p_rx->rcq_chain);
654 cq_old_idx = qed_chain_get_cons_idx(&p_rx->rcq_chain);
655 cqe_type = cqe->rx_cqe_sp.type;
656
657 if (cqe_type == CORE_RX_CQE_TYPE_SLOW_PATH)
658 if (qed_ll2_lb_rxq_handler_slowpath(p_hwfn,
659 &cqe->rx_cqe_sp))
660 continue;
661
662 if (cqe_type != CORE_RX_CQE_TYPE_REGULAR) {
663 DP_NOTICE(p_hwfn,
664 "Got a non-regular LB LL2 completion [type 0x%02x]\n",
665 cqe_type);
666 return -EINVAL;
667 }
668 p_cqe_fp = &cqe->rx_cqe_fp;
669
670 placement_offset = p_cqe_fp->placement_offset;
671 parse_flags = le16_to_cpu(p_cqe_fp->parse_flags.flags);
672 packet_length = le16_to_cpu(p_cqe_fp->packet_length);
673 vlan = le16_to_cpu(p_cqe_fp->vlan);
674 iscsi_ooo = (struct ooo_opaque *)&p_cqe_fp->opaque_data;
675 qed_ooo_save_history_entry(p_hwfn, p_hwfn->p_ooo_info,
676 iscsi_ooo);
677 cid = le32_to_cpu(iscsi_ooo->cid);
678
679 /* Process delete isle first */
680 if (iscsi_ooo->drop_size)
681 qed_ooo_delete_isles(p_hwfn, p_hwfn->p_ooo_info, cid,
682 iscsi_ooo->drop_isle,
683 iscsi_ooo->drop_size);
684
685 if (iscsi_ooo->ooo_opcode == TCP_EVENT_NOP)
686 continue;
687
688 /* Now process create/add/join isles */
689 if (list_empty(&p_rx->active_descq)) {
690 DP_NOTICE(p_hwfn,
691 "LL2 OOO RX chain has no submitted buffers\n"
692 );
693 return -EIO;
694 }
695
696 p_pkt = list_first_entry(&p_rx->active_descq,
697 struct qed_ll2_rx_packet, list_entry);
698
699 if ((iscsi_ooo->ooo_opcode == TCP_EVENT_ADD_NEW_ISLE) ||
700 (iscsi_ooo->ooo_opcode == TCP_EVENT_ADD_ISLE_RIGHT) ||
701 (iscsi_ooo->ooo_opcode == TCP_EVENT_ADD_ISLE_LEFT) ||
702 (iscsi_ooo->ooo_opcode == TCP_EVENT_ADD_PEN) ||
703 (iscsi_ooo->ooo_opcode == TCP_EVENT_JOIN)) {
704 if (!p_pkt) {
705 DP_NOTICE(p_hwfn,
706 "LL2 OOO RX packet is not valid\n");
707 return -EIO;
708 }
709 list_del(&p_pkt->list_entry);
710 p_buffer = (struct qed_ooo_buffer *)p_pkt->cookie;
711 p_buffer->packet_length = packet_length;
712 p_buffer->parse_flags = parse_flags;
713 p_buffer->vlan = vlan;
714 p_buffer->placement_offset = placement_offset;
715 qed_chain_consume(&p_rx->rxq_chain);
716 list_add_tail(&p_pkt->list_entry, &p_rx->free_descq);
717
718 switch (iscsi_ooo->ooo_opcode) {
719 case TCP_EVENT_ADD_NEW_ISLE:
720 qed_ooo_add_new_isle(p_hwfn,
721 p_hwfn->p_ooo_info,
722 cid,
723 iscsi_ooo->ooo_isle,
724 p_buffer);
725 break;
726 case TCP_EVENT_ADD_ISLE_RIGHT:
727 qed_ooo_add_new_buffer(p_hwfn,
728 p_hwfn->p_ooo_info,
729 cid,
730 iscsi_ooo->ooo_isle,
731 p_buffer,
732 QED_OOO_RIGHT_BUF);
733 break;
734 case TCP_EVENT_ADD_ISLE_LEFT:
735 qed_ooo_add_new_buffer(p_hwfn,
736 p_hwfn->p_ooo_info,
737 cid,
738 iscsi_ooo->ooo_isle,
739 p_buffer,
740 QED_OOO_LEFT_BUF);
741 break;
742 case TCP_EVENT_JOIN:
743 qed_ooo_add_new_buffer(p_hwfn,
744 p_hwfn->p_ooo_info,
745 cid,
746 iscsi_ooo->ooo_isle +
747 1,
748 p_buffer,
749 QED_OOO_LEFT_BUF);
750 qed_ooo_join_isles(p_hwfn,
751 p_hwfn->p_ooo_info,
752 cid, iscsi_ooo->ooo_isle);
753 break;
754 case TCP_EVENT_ADD_PEN:
755 num_ooo_add_to_peninsula++;
756 qed_ooo_put_ready_buffer(p_hwfn,
757 p_hwfn->p_ooo_info,
758 p_buffer, true);
759 break;
760 }
761 } else {
762 DP_NOTICE(p_hwfn,
763 "Unexpected event (%d) TX OOO completion\n",
764 iscsi_ooo->ooo_opcode);
765 }
766 }
767
768 return 0;
769}
770
771static void
772qed_ooo_submit_tx_buffers(struct qed_hwfn *p_hwfn,
773 struct qed_ll2_info *p_ll2_conn)
774{
775 struct qed_ll2_tx_pkt_info tx_pkt;
776 struct qed_ooo_buffer *p_buffer;
777 u16 l4_hdr_offset_w;
778 dma_addr_t first_frag;
779 u8 bd_flags;
780 int rc;
781
782 /* Submit Tx buffers here */
783 while ((p_buffer = qed_ooo_get_ready_buffer(p_hwfn,
784 p_hwfn->p_ooo_info))) {
785 l4_hdr_offset_w = 0;
786 bd_flags = 0;
787
788 first_frag = p_buffer->rx_buffer_phys_addr +
789 p_buffer->placement_offset;
790 SET_FIELD(bd_flags, CORE_TX_BD_DATA_FORCE_VLAN_MODE, 1);
791 SET_FIELD(bd_flags, CORE_TX_BD_DATA_L4_PROTOCOL, 1);
792
793 memset(&tx_pkt, 0, sizeof(tx_pkt));
794 tx_pkt.num_of_bds = 1;
795 tx_pkt.vlan = p_buffer->vlan;
796 tx_pkt.bd_flags = bd_flags;
797 tx_pkt.l4_hdr_offset_w = l4_hdr_offset_w;
798 switch (p_ll2_conn->tx_dest) {
799 case CORE_TX_DEST_NW:
800 tx_pkt.tx_dest = QED_LL2_TX_DEST_NW;
801 break;
802 case CORE_TX_DEST_LB:
803 tx_pkt.tx_dest = QED_LL2_TX_DEST_LB;
804 break;
805 case CORE_TX_DEST_DROP:
806 default:
807 tx_pkt.tx_dest = QED_LL2_TX_DEST_DROP;
808 break;
809 }
810 tx_pkt.first_frag = first_frag;
811 tx_pkt.first_frag_len = p_buffer->packet_length;
812 tx_pkt.cookie = p_buffer;
813
814 rc = qed_ll2_prepare_tx_packet(p_hwfn, p_ll2_conn->my_id,
815 &tx_pkt, true);
816 if (rc) {
817 qed_ooo_put_ready_buffer(p_hwfn, p_hwfn->p_ooo_info,
818 p_buffer, false);
819 break;
820 }
821 }
822}
823
824static void
825qed_ooo_submit_rx_buffers(struct qed_hwfn *p_hwfn,
826 struct qed_ll2_info *p_ll2_conn)
827{
828 struct qed_ooo_buffer *p_buffer;
829 int rc;
830
831 while ((p_buffer = qed_ooo_get_free_buffer(p_hwfn,
832 p_hwfn->p_ooo_info))) {
833 rc = qed_ll2_post_rx_buffer(p_hwfn,
834 p_ll2_conn->my_id,
835 p_buffer->rx_buffer_phys_addr,
836 0, p_buffer, true);
837 if (rc) {
838 qed_ooo_put_free_buffer(p_hwfn,
839 p_hwfn->p_ooo_info, p_buffer);
840 break;
841 }
842 }
843}
844
845static int qed_ll2_lb_rxq_completion(struct qed_hwfn *p_hwfn, void *p_cookie)
846{
847 struct qed_ll2_info *p_ll2_conn = (struct qed_ll2_info *)p_cookie;
848 int rc;
849
850 if (!QED_LL2_RX_REGISTERED(p_ll2_conn))
851 return 0;
852
853 rc = qed_ll2_lb_rxq_handler(p_hwfn, p_ll2_conn);
854 if (rc)
855 return rc;
856
857 qed_ooo_submit_rx_buffers(p_hwfn, p_ll2_conn);
858 qed_ooo_submit_tx_buffers(p_hwfn, p_ll2_conn);
859
860 return 0;
861}
862
863static int qed_ll2_lb_txq_completion(struct qed_hwfn *p_hwfn, void *p_cookie)
864{
865 struct qed_ll2_info *p_ll2_conn = (struct qed_ll2_info *)p_cookie;
866 struct qed_ll2_tx_queue *p_tx = &p_ll2_conn->tx_queue;
867 struct qed_ll2_tx_packet *p_pkt = NULL;
868 struct qed_ooo_buffer *p_buffer;
869 bool b_dont_submit_rx = false;
870 u16 new_idx = 0, num_bds = 0;
871 int rc;
872
873 if (!QED_LL2_TX_REGISTERED(p_ll2_conn))
874 return 0;
875
876 new_idx = le16_to_cpu(*p_tx->p_fw_cons);
877 num_bds = ((s16)new_idx - (s16)p_tx->bds_idx);
878
879 if (!num_bds)
880 return 0;
881
882 while (num_bds) {
883 if (list_empty(&p_tx->active_descq))
884 return -EINVAL;
885
886 p_pkt = list_first_entry(&p_tx->active_descq,
887 struct qed_ll2_tx_packet, list_entry);
888 if (!p_pkt)
889 return -EINVAL;
890
891 if (p_pkt->bd_used != 1) {
892 DP_NOTICE(p_hwfn,
893 "Unexpectedly many BDs(%d) in TX OOO completion\n",
894 p_pkt->bd_used);
895 return -EINVAL;
896 }
897
898 list_del(&p_pkt->list_entry);
899
900 num_bds--;
901 p_tx->bds_idx++;
902 qed_chain_consume(&p_tx->txq_chain);
903
904 p_buffer = (struct qed_ooo_buffer *)p_pkt->cookie;
905 list_add_tail(&p_pkt->list_entry, &p_tx->free_descq);
906
907 if (b_dont_submit_rx) {
908 qed_ooo_put_free_buffer(p_hwfn, p_hwfn->p_ooo_info,
909 p_buffer);
910 continue;
911 }
912
913 rc = qed_ll2_post_rx_buffer(p_hwfn, p_ll2_conn->my_id,
914 p_buffer->rx_buffer_phys_addr, 0,
915 p_buffer, true);
916 if (rc != 0) {
917 qed_ooo_put_free_buffer(p_hwfn,
918 p_hwfn->p_ooo_info, p_buffer);
919 b_dont_submit_rx = true;
920 }
921 }
922
923 qed_ooo_submit_tx_buffers(p_hwfn, p_ll2_conn);
924
925 return 0;
926}
927
928static void qed_ll2_stop_ooo(struct qed_hwfn *p_hwfn)
929{
930 u8 *handle = &p_hwfn->pf_params.iscsi_pf_params.ll2_ooo_queue_id;
931
932 DP_VERBOSE(p_hwfn, (QED_MSG_STORAGE | QED_MSG_LL2),
933 "Stopping LL2 OOO queue [%02x]\n", *handle);
934
935 qed_ll2_terminate_connection(p_hwfn, *handle);
936 qed_ll2_release_connection(p_hwfn, *handle);
937 *handle = QED_LL2_UNUSED_HANDLE;
938}
939
940static int qed_sp_ll2_rx_queue_start(struct qed_hwfn *p_hwfn,
941 struct qed_ll2_info *p_ll2_conn,
942 u8 action_on_error)
943{
944 enum qed_ll2_conn_type conn_type = p_ll2_conn->input.conn_type;
945 struct qed_ll2_rx_queue *p_rx = &p_ll2_conn->rx_queue;
946 struct core_rx_start_ramrod_data *p_ramrod = NULL;
947 struct qed_spq_entry *p_ent = NULL;
948 struct qed_sp_init_data init_data;
949 u16 cqe_pbl_size;
950 int rc = 0;
951
952 /* Get SPQ entry */
953 memset(&init_data, 0, sizeof(init_data));
954 init_data.cid = p_ll2_conn->cid;
955 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
956 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
957
958 rc = qed_sp_init_request(p_hwfn, &p_ent,
959 CORE_RAMROD_RX_QUEUE_START,
960 PROTOCOLID_CORE, &init_data);
961 if (rc)
962 return rc;
963
964 p_ramrod = &p_ent->ramrod.core_rx_queue_start;
965
966 p_ramrod->sb_id = cpu_to_le16(qed_int_get_sp_sb_id(p_hwfn));
967 p_ramrod->sb_index = p_rx->rx_sb_index;
968 p_ramrod->complete_event_flg = 1;
969
970 p_ramrod->mtu = cpu_to_le16(p_ll2_conn->input.mtu);
971 DMA_REGPAIR_LE(p_ramrod->bd_base, p_rx->rxq_chain.p_phys_addr);
972 cqe_pbl_size = (u16)qed_chain_get_page_cnt(&p_rx->rcq_chain);
973 p_ramrod->num_of_pbl_pages = cpu_to_le16(cqe_pbl_size);
974 DMA_REGPAIR_LE(p_ramrod->cqe_pbl_addr,
975 qed_chain_get_pbl_phys(&p_rx->rcq_chain));
976
977 p_ramrod->drop_ttl0_flg = p_ll2_conn->input.rx_drop_ttl0_flg;
978 p_ramrod->inner_vlan_stripping_en =
979 p_ll2_conn->input.rx_vlan_removal_en;
980
981 if (test_bit(QED_MF_UFP_SPECIFIC, &p_hwfn->cdev->mf_bits) &&
982 p_ll2_conn->input.conn_type == QED_LL2_TYPE_FCOE)
983 p_ramrod->report_outer_vlan = 1;
984 p_ramrod->queue_id = p_ll2_conn->queue_id;
985 p_ramrod->main_func_queue = p_ll2_conn->main_func_queue ? 1 : 0;
986
987 if (test_bit(QED_MF_LL2_NON_UNICAST, &p_hwfn->cdev->mf_bits) &&
988 p_ramrod->main_func_queue && conn_type != QED_LL2_TYPE_ROCE &&
989 conn_type != QED_LL2_TYPE_IWARP) {
990 p_ramrod->mf_si_bcast_accept_all = 1;
991 p_ramrod->mf_si_mcast_accept_all = 1;
992 } else {
993 p_ramrod->mf_si_bcast_accept_all = 0;
994 p_ramrod->mf_si_mcast_accept_all = 0;
995 }
996
997 p_ramrod->action_on_error.error_type = action_on_error;
998 p_ramrod->gsi_offload_flag = p_ll2_conn->input.gsi_enable;
999 return qed_spq_post(p_hwfn, p_ent, NULL);
1000}
1001
1002static int qed_sp_ll2_tx_queue_start(struct qed_hwfn *p_hwfn,
1003 struct qed_ll2_info *p_ll2_conn)
1004{
1005 enum qed_ll2_conn_type conn_type = p_ll2_conn->input.conn_type;
1006 struct qed_ll2_tx_queue *p_tx = &p_ll2_conn->tx_queue;
1007 struct core_tx_start_ramrod_data *p_ramrod = NULL;
1008 struct qed_spq_entry *p_ent = NULL;
1009 struct qed_sp_init_data init_data;
1010 u16 pq_id = 0, pbl_size;
1011 int rc = -EINVAL;
1012
1013 if (!QED_LL2_TX_REGISTERED(p_ll2_conn))
1014 return 0;
1015
1016 if (p_ll2_conn->input.conn_type == QED_LL2_TYPE_OOO)
1017 p_ll2_conn->tx_stats_en = 0;
1018 else
1019 p_ll2_conn->tx_stats_en = 1;
1020
1021 /* Get SPQ entry */
1022 memset(&init_data, 0, sizeof(init_data));
1023 init_data.cid = p_ll2_conn->cid;
1024 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
1025 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
1026
1027 rc = qed_sp_init_request(p_hwfn, &p_ent,
1028 CORE_RAMROD_TX_QUEUE_START,
1029 PROTOCOLID_CORE, &init_data);
1030 if (rc)
1031 return rc;
1032
1033 p_ramrod = &p_ent->ramrod.core_tx_queue_start;
1034
1035 p_ramrod->sb_id = cpu_to_le16(qed_int_get_sp_sb_id(p_hwfn));
1036 p_ramrod->sb_index = p_tx->tx_sb_index;
1037 p_ramrod->mtu = cpu_to_le16(p_ll2_conn->input.mtu);
1038 p_ramrod->stats_en = p_ll2_conn->tx_stats_en;
1039 p_ramrod->stats_id = p_ll2_conn->tx_stats_id;
1040
1041 DMA_REGPAIR_LE(p_ramrod->pbl_base_addr,
1042 qed_chain_get_pbl_phys(&p_tx->txq_chain));
1043 pbl_size = qed_chain_get_page_cnt(&p_tx->txq_chain);
1044 p_ramrod->pbl_size = cpu_to_le16(pbl_size);
1045
1046 switch (p_ll2_conn->input.tx_tc) {
1047 case PURE_LB_TC:
1048 pq_id = qed_get_cm_pq_idx(p_hwfn, PQ_FLAGS_LB);
1049 break;
1050 case PKT_LB_TC:
1051 pq_id = qed_get_cm_pq_idx(p_hwfn, PQ_FLAGS_OOO);
1052 break;
1053 default:
1054 pq_id = qed_get_cm_pq_idx(p_hwfn, PQ_FLAGS_OFLD);
1055 break;
1056 }
1057
1058 p_ramrod->qm_pq_id = cpu_to_le16(pq_id);
1059
1060 switch (conn_type) {
1061 case QED_LL2_TYPE_FCOE:
1062 p_ramrod->conn_type = PROTOCOLID_FCOE;
1063 break;
1064 case QED_LL2_TYPE_ISCSI:
1065 p_ramrod->conn_type = PROTOCOLID_ISCSI;
1066 break;
1067 case QED_LL2_TYPE_ROCE:
1068 p_ramrod->conn_type = PROTOCOLID_ROCE;
1069 break;
1070 case QED_LL2_TYPE_IWARP:
1071 p_ramrod->conn_type = PROTOCOLID_IWARP;
1072 break;
1073 case QED_LL2_TYPE_OOO:
1074 if (p_hwfn->hw_info.personality == QED_PCI_ISCSI)
1075 p_ramrod->conn_type = PROTOCOLID_ISCSI;
1076 else
1077 p_ramrod->conn_type = PROTOCOLID_IWARP;
1078 break;
1079 default:
1080 p_ramrod->conn_type = PROTOCOLID_ETH;
1081 DP_NOTICE(p_hwfn, "Unknown connection type: %d\n", conn_type);
1082 }
1083
1084 p_ramrod->gsi_offload_flag = p_ll2_conn->input.gsi_enable;
1085
1086 rc = qed_spq_post(p_hwfn, p_ent, NULL);
1087 if (rc)
1088 return rc;
1089
1090 rc = qed_db_recovery_add(p_hwfn->cdev, p_tx->doorbell_addr,
1091 &p_tx->db_msg, DB_REC_WIDTH_32B,
1092 DB_REC_KERNEL);
1093 return rc;
1094}
1095
1096static int qed_sp_ll2_rx_queue_stop(struct qed_hwfn *p_hwfn,
1097 struct qed_ll2_info *p_ll2_conn)
1098{
1099 struct core_rx_stop_ramrod_data *p_ramrod = NULL;
1100 struct qed_spq_entry *p_ent = NULL;
1101 struct qed_sp_init_data init_data;
1102 int rc = -EINVAL;
1103
1104 /* Get SPQ entry */
1105 memset(&init_data, 0, sizeof(init_data));
1106 init_data.cid = p_ll2_conn->cid;
1107 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
1108 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
1109
1110 rc = qed_sp_init_request(p_hwfn, &p_ent,
1111 CORE_RAMROD_RX_QUEUE_STOP,
1112 PROTOCOLID_CORE, &init_data);
1113 if (rc)
1114 return rc;
1115
1116 p_ramrod = &p_ent->ramrod.core_rx_queue_stop;
1117
1118 p_ramrod->complete_event_flg = 1;
1119 p_ramrod->queue_id = p_ll2_conn->queue_id;
1120
1121 return qed_spq_post(p_hwfn, p_ent, NULL);
1122}
1123
1124static int qed_sp_ll2_tx_queue_stop(struct qed_hwfn *p_hwfn,
1125 struct qed_ll2_info *p_ll2_conn)
1126{
1127 struct qed_ll2_tx_queue *p_tx = &p_ll2_conn->tx_queue;
1128 struct qed_spq_entry *p_ent = NULL;
1129 struct qed_sp_init_data init_data;
1130 int rc = -EINVAL;
1131 qed_db_recovery_del(p_hwfn->cdev, p_tx->doorbell_addr, &p_tx->db_msg);
1132
1133 /* Get SPQ entry */
1134 memset(&init_data, 0, sizeof(init_data));
1135 init_data.cid = p_ll2_conn->cid;
1136 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
1137 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
1138
1139 rc = qed_sp_init_request(p_hwfn, &p_ent,
1140 CORE_RAMROD_TX_QUEUE_STOP,
1141 PROTOCOLID_CORE, &init_data);
1142 if (rc)
1143 return rc;
1144
1145 return qed_spq_post(p_hwfn, p_ent, NULL);
1146}
1147
1148static int
1149qed_ll2_acquire_connection_rx(struct qed_hwfn *p_hwfn,
1150 struct qed_ll2_info *p_ll2_info)
1151{
1152 struct qed_ll2_rx_packet *p_descq;
1153 u32 capacity;
1154 int rc = 0;
1155
1156 if (!p_ll2_info->input.rx_num_desc)
1157 goto out;
1158
1159 rc = qed_chain_alloc(p_hwfn->cdev,
1160 QED_CHAIN_USE_TO_CONSUME_PRODUCE,
1161 QED_CHAIN_MODE_NEXT_PTR,
1162 QED_CHAIN_CNT_TYPE_U16,
1163 p_ll2_info->input.rx_num_desc,
1164 sizeof(struct core_rx_bd),
1165 &p_ll2_info->rx_queue.rxq_chain, NULL);
1166 if (rc) {
1167 DP_NOTICE(p_hwfn, "Failed to allocate ll2 rxq chain\n");
1168 goto out;
1169 }
1170
1171 capacity = qed_chain_get_capacity(&p_ll2_info->rx_queue.rxq_chain);
1172 p_descq = kcalloc(capacity, sizeof(struct qed_ll2_rx_packet),
1173 GFP_KERNEL);
1174 if (!p_descq) {
1175 rc = -ENOMEM;
1176 DP_NOTICE(p_hwfn, "Failed to allocate ll2 Rx desc\n");
1177 goto out;
1178 }
1179 p_ll2_info->rx_queue.descq_array = p_descq;
1180
1181 rc = qed_chain_alloc(p_hwfn->cdev,
1182 QED_CHAIN_USE_TO_CONSUME_PRODUCE,
1183 QED_CHAIN_MODE_PBL,
1184 QED_CHAIN_CNT_TYPE_U16,
1185 p_ll2_info->input.rx_num_desc,
1186 sizeof(struct core_rx_fast_path_cqe),
1187 &p_ll2_info->rx_queue.rcq_chain, NULL);
1188 if (rc) {
1189 DP_NOTICE(p_hwfn, "Failed to allocate ll2 rcq chain\n");
1190 goto out;
1191 }
1192
1193 DP_VERBOSE(p_hwfn, QED_MSG_LL2,
1194 "Allocated LL2 Rxq [Type %08x] with 0x%08x buffers\n",
1195 p_ll2_info->input.conn_type, p_ll2_info->input.rx_num_desc);
1196
1197out:
1198 return rc;
1199}
1200
1201static int qed_ll2_acquire_connection_tx(struct qed_hwfn *p_hwfn,
1202 struct qed_ll2_info *p_ll2_info)
1203{
1204 struct qed_ll2_tx_packet *p_descq;
1205 u32 desc_size;
1206 u32 capacity;
1207 int rc = 0;
1208
1209 if (!p_ll2_info->input.tx_num_desc)
1210 goto out;
1211
1212 rc = qed_chain_alloc(p_hwfn->cdev,
1213 QED_CHAIN_USE_TO_CONSUME_PRODUCE,
1214 QED_CHAIN_MODE_PBL,
1215 QED_CHAIN_CNT_TYPE_U16,
1216 p_ll2_info->input.tx_num_desc,
1217 sizeof(struct core_tx_bd),
1218 &p_ll2_info->tx_queue.txq_chain, NULL);
1219 if (rc)
1220 goto out;
1221
1222 capacity = qed_chain_get_capacity(&p_ll2_info->tx_queue.txq_chain);
1223 /* First element is part of the packet, rest are flexibly added */
1224 desc_size = (sizeof(*p_descq) +
1225 (p_ll2_info->input.tx_max_bds_per_packet - 1) *
1226 sizeof(p_descq->bds_set));
1227
1228 p_descq = kcalloc(capacity, desc_size, GFP_KERNEL);
1229 if (!p_descq) {
1230 rc = -ENOMEM;
1231 goto out;
1232 }
1233 p_ll2_info->tx_queue.descq_mem = p_descq;
1234
1235 DP_VERBOSE(p_hwfn, QED_MSG_LL2,
1236 "Allocated LL2 Txq [Type %08x] with 0x%08x buffers\n",
1237 p_ll2_info->input.conn_type, p_ll2_info->input.tx_num_desc);
1238
1239out:
1240 if (rc)
1241 DP_NOTICE(p_hwfn,
1242 "Can't allocate memory for Tx LL2 with 0x%08x buffers\n",
1243 p_ll2_info->input.tx_num_desc);
1244 return rc;
1245}
1246
1247static int
1248qed_ll2_acquire_connection_ooo(struct qed_hwfn *p_hwfn,
1249 struct qed_ll2_info *p_ll2_info, u16 mtu)
1250{
1251 struct qed_ooo_buffer *p_buf = NULL;
1252 void *p_virt;
1253 u16 buf_idx;
1254 int rc = 0;
1255
1256 if (p_ll2_info->input.conn_type != QED_LL2_TYPE_OOO)
1257 return rc;
1258
1259 /* Correct number of requested OOO buffers if needed */
1260 if (!p_ll2_info->input.rx_num_ooo_buffers) {
1261 u16 num_desc = p_ll2_info->input.rx_num_desc;
1262
1263 if (!num_desc)
1264 return -EINVAL;
1265 p_ll2_info->input.rx_num_ooo_buffers = num_desc * 2;
1266 }
1267
1268 for (buf_idx = 0; buf_idx < p_ll2_info->input.rx_num_ooo_buffers;
1269 buf_idx++) {
1270 p_buf = kzalloc(sizeof(*p_buf), GFP_KERNEL);
1271 if (!p_buf) {
1272 rc = -ENOMEM;
1273 goto out;
1274 }
1275
1276 p_buf->rx_buffer_size = mtu + 26 + ETH_CACHE_LINE_SIZE;
1277 p_buf->rx_buffer_size = (p_buf->rx_buffer_size +
1278 ETH_CACHE_LINE_SIZE - 1) &
1279 ~(ETH_CACHE_LINE_SIZE - 1);
1280 p_virt = dma_alloc_coherent(&p_hwfn->cdev->pdev->dev,
1281 p_buf->rx_buffer_size,
1282 &p_buf->rx_buffer_phys_addr,
1283 GFP_KERNEL);
1284 if (!p_virt) {
1285 kfree(p_buf);
1286 rc = -ENOMEM;
1287 goto out;
1288 }
1289
1290 p_buf->rx_buffer_virt_addr = p_virt;
1291 qed_ooo_put_free_buffer(p_hwfn, p_hwfn->p_ooo_info, p_buf);
1292 }
1293
1294 DP_VERBOSE(p_hwfn, QED_MSG_LL2,
1295 "Allocated [%04x] LL2 OOO buffers [each of size 0x%08x]\n",
1296 p_ll2_info->input.rx_num_ooo_buffers, p_buf->rx_buffer_size);
1297
1298out:
1299 return rc;
1300}
1301
1302static int
1303qed_ll2_set_cbs(struct qed_ll2_info *p_ll2_info, const struct qed_ll2_cbs *cbs)
1304{
1305 if (!cbs || (!cbs->rx_comp_cb ||
1306 !cbs->rx_release_cb ||
1307 !cbs->tx_comp_cb || !cbs->tx_release_cb || !cbs->cookie))
1308 return -EINVAL;
1309
1310 p_ll2_info->cbs.rx_comp_cb = cbs->rx_comp_cb;
1311 p_ll2_info->cbs.rx_release_cb = cbs->rx_release_cb;
1312 p_ll2_info->cbs.tx_comp_cb = cbs->tx_comp_cb;
1313 p_ll2_info->cbs.tx_release_cb = cbs->tx_release_cb;
1314 p_ll2_info->cbs.slowpath_cb = cbs->slowpath_cb;
1315 p_ll2_info->cbs.cookie = cbs->cookie;
1316
1317 return 0;
1318}
1319
1320static enum core_error_handle
1321qed_ll2_get_error_choice(enum qed_ll2_error_handle err)
1322{
1323 switch (err) {
1324 case QED_LL2_DROP_PACKET:
1325 return LL2_DROP_PACKET;
1326 case QED_LL2_DO_NOTHING:
1327 return LL2_DO_NOTHING;
1328 case QED_LL2_ASSERT:
1329 return LL2_ASSERT;
1330 default:
1331 return LL2_DO_NOTHING;
1332 }
1333}
1334
1335int qed_ll2_acquire_connection(void *cxt, struct qed_ll2_acquire_data *data)
1336{
1337 struct qed_hwfn *p_hwfn = cxt;
1338 qed_int_comp_cb_t comp_rx_cb, comp_tx_cb;
1339 struct qed_ll2_info *p_ll2_info = NULL;
1340 u8 i, *p_tx_max;
1341 int rc;
1342
1343 if (!data->p_connection_handle || !p_hwfn->p_ll2_info)
1344 return -EINVAL;
1345
1346 /* Find a free connection to be used */
1347 for (i = 0; (i < QED_MAX_NUM_OF_LL2_CONNECTIONS); i++) {
1348 mutex_lock(&p_hwfn->p_ll2_info[i].mutex);
1349 if (p_hwfn->p_ll2_info[i].b_active) {
1350 mutex_unlock(&p_hwfn->p_ll2_info[i].mutex);
1351 continue;
1352 }
1353
1354 p_hwfn->p_ll2_info[i].b_active = true;
1355 p_ll2_info = &p_hwfn->p_ll2_info[i];
1356 mutex_unlock(&p_hwfn->p_ll2_info[i].mutex);
1357 break;
1358 }
1359 if (!p_ll2_info)
1360 return -EBUSY;
1361
1362 memcpy(&p_ll2_info->input, &data->input, sizeof(p_ll2_info->input));
1363
1364 switch (data->input.tx_dest) {
1365 case QED_LL2_TX_DEST_NW:
1366 p_ll2_info->tx_dest = CORE_TX_DEST_NW;
1367 break;
1368 case QED_LL2_TX_DEST_LB:
1369 p_ll2_info->tx_dest = CORE_TX_DEST_LB;
1370 break;
1371 case QED_LL2_TX_DEST_DROP:
1372 p_ll2_info->tx_dest = CORE_TX_DEST_DROP;
1373 break;
1374 default:
1375 return -EINVAL;
1376 }
1377
1378 if (data->input.conn_type == QED_LL2_TYPE_OOO ||
1379 data->input.secondary_queue)
1380 p_ll2_info->main_func_queue = false;
1381 else
1382 p_ll2_info->main_func_queue = true;
1383
1384 /* Correct maximum number of Tx BDs */
1385 p_tx_max = &p_ll2_info->input.tx_max_bds_per_packet;
1386 if (*p_tx_max == 0)
1387 *p_tx_max = CORE_LL2_TX_MAX_BDS_PER_PACKET;
1388 else
1389 *p_tx_max = min_t(u8, *p_tx_max,
1390 CORE_LL2_TX_MAX_BDS_PER_PACKET);
1391
1392 rc = qed_ll2_set_cbs(p_ll2_info, data->cbs);
1393 if (rc) {
1394 DP_NOTICE(p_hwfn, "Invalid callback functions\n");
1395 goto q_allocate_fail;
1396 }
1397
1398 rc = qed_ll2_acquire_connection_rx(p_hwfn, p_ll2_info);
1399 if (rc)
1400 goto q_allocate_fail;
1401
1402 rc = qed_ll2_acquire_connection_tx(p_hwfn, p_ll2_info);
1403 if (rc)
1404 goto q_allocate_fail;
1405
1406 rc = qed_ll2_acquire_connection_ooo(p_hwfn, p_ll2_info,
1407 data->input.mtu);
1408 if (rc)
1409 goto q_allocate_fail;
1410
1411 /* Register callbacks for the Rx/Tx queues */
1412 if (data->input.conn_type == QED_LL2_TYPE_OOO) {
1413 comp_rx_cb = qed_ll2_lb_rxq_completion;
1414 comp_tx_cb = qed_ll2_lb_txq_completion;
1415 } else {
1416 comp_rx_cb = qed_ll2_rxq_completion;
1417 comp_tx_cb = qed_ll2_txq_completion;
1418 }
1419
1420 if (data->input.rx_num_desc) {
1421 qed_int_register_cb(p_hwfn, comp_rx_cb,
1422 &p_hwfn->p_ll2_info[i],
1423 &p_ll2_info->rx_queue.rx_sb_index,
1424 &p_ll2_info->rx_queue.p_fw_cons);
1425 p_ll2_info->rx_queue.b_cb_registered = true;
1426 }
1427
1428 if (data->input.tx_num_desc) {
1429 qed_int_register_cb(p_hwfn,
1430 comp_tx_cb,
1431 &p_hwfn->p_ll2_info[i],
1432 &p_ll2_info->tx_queue.tx_sb_index,
1433 &p_ll2_info->tx_queue.p_fw_cons);
1434 p_ll2_info->tx_queue.b_cb_registered = true;
1435 }
1436
1437 *data->p_connection_handle = i;
1438 return rc;
1439
1440q_allocate_fail:
1441 qed_ll2_release_connection(p_hwfn, i);
1442 return -ENOMEM;
1443}
1444
1445static int qed_ll2_establish_connection_rx(struct qed_hwfn *p_hwfn,
1446 struct qed_ll2_info *p_ll2_conn)
1447{
1448 enum qed_ll2_error_handle error_input;
1449 enum core_error_handle error_mode;
1450 u8 action_on_error = 0;
1451
1452 if (!QED_LL2_RX_REGISTERED(p_ll2_conn))
1453 return 0;
1454
1455 DIRECT_REG_WR(p_ll2_conn->rx_queue.set_prod_addr, 0x0);
1456 error_input = p_ll2_conn->input.ai_err_packet_too_big;
1457 error_mode = qed_ll2_get_error_choice(error_input);
1458 SET_FIELD(action_on_error,
1459 CORE_RX_ACTION_ON_ERROR_PACKET_TOO_BIG, error_mode);
1460 error_input = p_ll2_conn->input.ai_err_no_buf;
1461 error_mode = qed_ll2_get_error_choice(error_input);
1462 SET_FIELD(action_on_error, CORE_RX_ACTION_ON_ERROR_NO_BUFF, error_mode);
1463
1464 return qed_sp_ll2_rx_queue_start(p_hwfn, p_ll2_conn, action_on_error);
1465}
1466
1467static void
1468qed_ll2_establish_connection_ooo(struct qed_hwfn *p_hwfn,
1469 struct qed_ll2_info *p_ll2_conn)
1470{
1471 if (p_ll2_conn->input.conn_type != QED_LL2_TYPE_OOO)
1472 return;
1473
1474 qed_ooo_release_all_isles(p_hwfn, p_hwfn->p_ooo_info);
1475 qed_ooo_submit_rx_buffers(p_hwfn, p_ll2_conn);
1476}
1477
1478int qed_ll2_establish_connection(void *cxt, u8 connection_handle)
1479{
1480 struct qed_hwfn *p_hwfn = cxt;
1481 struct qed_ll2_info *p_ll2_conn;
1482 struct qed_ll2_tx_packet *p_pkt;
1483 struct qed_ll2_rx_queue *p_rx;
1484 struct qed_ll2_tx_queue *p_tx;
1485 struct qed_ptt *p_ptt;
1486 int rc = -EINVAL;
1487 u32 i, capacity;
1488 u32 desc_size;
1489 u8 qid;
1490
1491 p_ptt = qed_ptt_acquire(p_hwfn);
1492 if (!p_ptt)
1493 return -EAGAIN;
1494
1495 p_ll2_conn = qed_ll2_handle_sanity_lock(p_hwfn, connection_handle);
1496 if (!p_ll2_conn) {
1497 rc = -EINVAL;
1498 goto out;
1499 }
1500
1501 p_rx = &p_ll2_conn->rx_queue;
1502 p_tx = &p_ll2_conn->tx_queue;
1503
1504 qed_chain_reset(&p_rx->rxq_chain);
1505 qed_chain_reset(&p_rx->rcq_chain);
1506 INIT_LIST_HEAD(&p_rx->active_descq);
1507 INIT_LIST_HEAD(&p_rx->free_descq);
1508 INIT_LIST_HEAD(&p_rx->posting_descq);
1509 spin_lock_init(&p_rx->lock);
1510 capacity = qed_chain_get_capacity(&p_rx->rxq_chain);
1511 for (i = 0; i < capacity; i++)
1512 list_add_tail(&p_rx->descq_array[i].list_entry,
1513 &p_rx->free_descq);
1514 *p_rx->p_fw_cons = 0;
1515
1516 qed_chain_reset(&p_tx->txq_chain);
1517 INIT_LIST_HEAD(&p_tx->active_descq);
1518 INIT_LIST_HEAD(&p_tx->free_descq);
1519 INIT_LIST_HEAD(&p_tx->sending_descq);
1520 spin_lock_init(&p_tx->lock);
1521 capacity = qed_chain_get_capacity(&p_tx->txq_chain);
1522 /* First element is part of the packet, rest are flexibly added */
1523 desc_size = (sizeof(*p_pkt) +
1524 (p_ll2_conn->input.tx_max_bds_per_packet - 1) *
1525 sizeof(p_pkt->bds_set));
1526
1527 for (i = 0; i < capacity; i++) {
1528 p_pkt = p_tx->descq_mem + desc_size * i;
1529 list_add_tail(&p_pkt->list_entry, &p_tx->free_descq);
1530 }
1531 p_tx->cur_completing_bd_idx = 0;
1532 p_tx->bds_idx = 0;
1533 p_tx->b_completing_packet = false;
1534 p_tx->cur_send_packet = NULL;
1535 p_tx->cur_send_frag_num = 0;
1536 p_tx->cur_completing_frag_num = 0;
1537 *p_tx->p_fw_cons = 0;
1538
1539 rc = qed_cxt_acquire_cid(p_hwfn, PROTOCOLID_CORE, &p_ll2_conn->cid);
1540 if (rc)
1541 goto out;
1542
1543 qid = p_hwfn->hw_info.resc_start[QED_LL2_QUEUE] + connection_handle;
1544 p_ll2_conn->queue_id = qid;
1545 p_ll2_conn->tx_stats_id = qid;
1546 p_rx->set_prod_addr = (u8 __iomem *)p_hwfn->regview +
1547 GTT_BAR0_MAP_REG_TSDM_RAM +
1548 TSTORM_LL2_RX_PRODS_OFFSET(qid);
1549 p_tx->doorbell_addr = (u8 __iomem *)p_hwfn->doorbells +
1550 qed_db_addr(p_ll2_conn->cid,
1551 DQ_DEMS_LEGACY);
1552 /* prepare db data */
1553 SET_FIELD(p_tx->db_msg.params, CORE_DB_DATA_DEST, DB_DEST_XCM);
1554 SET_FIELD(p_tx->db_msg.params, CORE_DB_DATA_AGG_CMD, DB_AGG_CMD_SET);
1555 SET_FIELD(p_tx->db_msg.params, CORE_DB_DATA_AGG_VAL_SEL,
1556 DQ_XCM_CORE_TX_BD_PROD_CMD);
1557 p_tx->db_msg.agg_flags = DQ_XCM_CORE_DQ_CF_CMD;
1558
1559
1560 rc = qed_ll2_establish_connection_rx(p_hwfn, p_ll2_conn);
1561 if (rc)
1562 goto out;
1563
1564 rc = qed_sp_ll2_tx_queue_start(p_hwfn, p_ll2_conn);
1565 if (rc)
1566 goto out;
1567
1568 if (!QED_IS_RDMA_PERSONALITY(p_hwfn))
1569 qed_wr(p_hwfn, p_ptt, PRS_REG_USE_LIGHT_L2, 1);
1570
1571 qed_ll2_establish_connection_ooo(p_hwfn, p_ll2_conn);
1572
1573 if (p_ll2_conn->input.conn_type == QED_LL2_TYPE_FCOE) {
1574 if (!test_bit(QED_MF_UFP_SPECIFIC, &p_hwfn->cdev->mf_bits))
1575 qed_llh_add_protocol_filter(p_hwfn->cdev, 0,
1576 QED_LLH_FILTER_ETHERTYPE,
1577 ETH_P_FCOE, 0);
1578 qed_llh_add_protocol_filter(p_hwfn->cdev, 0,
1579 QED_LLH_FILTER_ETHERTYPE,
1580 ETH_P_FIP, 0);
1581 }
1582
1583out:
1584 qed_ptt_release(p_hwfn, p_ptt);
1585 return rc;
1586}
1587
1588static void qed_ll2_post_rx_buffer_notify_fw(struct qed_hwfn *p_hwfn,
1589 struct qed_ll2_rx_queue *p_rx,
1590 struct qed_ll2_rx_packet *p_curp)
1591{
1592 struct qed_ll2_rx_packet *p_posting_packet = NULL;
1593 struct core_ll2_rx_prod rx_prod = { 0, 0, 0 };
1594 bool b_notify_fw = false;
1595 u16 bd_prod, cq_prod;
1596
1597 /* This handles the flushing of already posted buffers */
1598 while (!list_empty(&p_rx->posting_descq)) {
1599 p_posting_packet = list_first_entry(&p_rx->posting_descq,
1600 struct qed_ll2_rx_packet,
1601 list_entry);
1602 list_move_tail(&p_posting_packet->list_entry,
1603 &p_rx->active_descq);
1604 b_notify_fw = true;
1605 }
1606
1607 /* This handles the supplied packet [if there is one] */
1608 if (p_curp) {
1609 list_add_tail(&p_curp->list_entry, &p_rx->active_descq);
1610 b_notify_fw = true;
1611 }
1612
1613 if (!b_notify_fw)
1614 return;
1615
1616 bd_prod = qed_chain_get_prod_idx(&p_rx->rxq_chain);
1617 cq_prod = qed_chain_get_prod_idx(&p_rx->rcq_chain);
1618 rx_prod.bd_prod = cpu_to_le16(bd_prod);
1619 rx_prod.cqe_prod = cpu_to_le16(cq_prod);
1620
1621 /* Make sure chain element is updated before ringing the doorbell */
1622 dma_wmb();
1623
1624 DIRECT_REG_WR(p_rx->set_prod_addr, *((u32 *)&rx_prod));
1625}
1626
1627int qed_ll2_post_rx_buffer(void *cxt,
1628 u8 connection_handle,
1629 dma_addr_t addr,
1630 u16 buf_len, void *cookie, u8 notify_fw)
1631{
1632 struct qed_hwfn *p_hwfn = cxt;
1633 struct core_rx_bd_with_buff_len *p_curb = NULL;
1634 struct qed_ll2_rx_packet *p_curp = NULL;
1635 struct qed_ll2_info *p_ll2_conn;
1636 struct qed_ll2_rx_queue *p_rx;
1637 unsigned long flags;
1638 void *p_data;
1639 int rc = 0;
1640
1641 p_ll2_conn = qed_ll2_handle_sanity(p_hwfn, connection_handle);
1642 if (!p_ll2_conn)
1643 return -EINVAL;
1644 p_rx = &p_ll2_conn->rx_queue;
1645
1646 spin_lock_irqsave(&p_rx->lock, flags);
1647 if (!list_empty(&p_rx->free_descq))
1648 p_curp = list_first_entry(&p_rx->free_descq,
1649 struct qed_ll2_rx_packet, list_entry);
1650 if (p_curp) {
1651 if (qed_chain_get_elem_left(&p_rx->rxq_chain) &&
1652 qed_chain_get_elem_left(&p_rx->rcq_chain)) {
1653 p_data = qed_chain_produce(&p_rx->rxq_chain);
1654 p_curb = (struct core_rx_bd_with_buff_len *)p_data;
1655 qed_chain_produce(&p_rx->rcq_chain);
1656 }
1657 }
1658
1659 /* If we're lacking entires, let's try to flush buffers to FW */
1660 if (!p_curp || !p_curb) {
1661 rc = -EBUSY;
1662 p_curp = NULL;
1663 goto out_notify;
1664 }
1665
1666 /* We have an Rx packet we can fill */
1667 DMA_REGPAIR_LE(p_curb->addr, addr);
1668 p_curb->buff_length = cpu_to_le16(buf_len);
1669 p_curp->rx_buf_addr = addr;
1670 p_curp->cookie = cookie;
1671 p_curp->rxq_bd = p_curb;
1672 p_curp->buf_length = buf_len;
1673 list_del(&p_curp->list_entry);
1674
1675 /* Check if we only want to enqueue this packet without informing FW */
1676 if (!notify_fw) {
1677 list_add_tail(&p_curp->list_entry, &p_rx->posting_descq);
1678 goto out;
1679 }
1680
1681out_notify:
1682 qed_ll2_post_rx_buffer_notify_fw(p_hwfn, p_rx, p_curp);
1683out:
1684 spin_unlock_irqrestore(&p_rx->lock, flags);
1685 return rc;
1686}
1687
1688static void qed_ll2_prepare_tx_packet_set(struct qed_hwfn *p_hwfn,
1689 struct qed_ll2_tx_queue *p_tx,
1690 struct qed_ll2_tx_packet *p_curp,
1691 struct qed_ll2_tx_pkt_info *pkt,
1692 u8 notify_fw)
1693{
1694 list_del(&p_curp->list_entry);
1695 p_curp->cookie = pkt->cookie;
1696 p_curp->bd_used = pkt->num_of_bds;
1697 p_curp->notify_fw = notify_fw;
1698 p_tx->cur_send_packet = p_curp;
1699 p_tx->cur_send_frag_num = 0;
1700
1701 p_curp->bds_set[p_tx->cur_send_frag_num].tx_frag = pkt->first_frag;
1702 p_curp->bds_set[p_tx->cur_send_frag_num].frag_len = pkt->first_frag_len;
1703 p_tx->cur_send_frag_num++;
1704}
1705
1706static void
1707qed_ll2_prepare_tx_packet_set_bd(struct qed_hwfn *p_hwfn,
1708 struct qed_ll2_info *p_ll2,
1709 struct qed_ll2_tx_packet *p_curp,
1710 struct qed_ll2_tx_pkt_info *pkt)
1711{
1712 struct qed_chain *p_tx_chain = &p_ll2->tx_queue.txq_chain;
1713 u16 prod_idx = qed_chain_get_prod_idx(p_tx_chain);
1714 struct core_tx_bd *start_bd = NULL;
1715 enum core_roce_flavor_type roce_flavor;
1716 enum core_tx_dest tx_dest;
1717 u16 bd_data = 0, frag_idx;
1718
1719 roce_flavor = (pkt->qed_roce_flavor == QED_LL2_ROCE) ? CORE_ROCE
1720 : CORE_RROCE;
1721
1722 switch (pkt->tx_dest) {
1723 case QED_LL2_TX_DEST_NW:
1724 tx_dest = CORE_TX_DEST_NW;
1725 break;
1726 case QED_LL2_TX_DEST_LB:
1727 tx_dest = CORE_TX_DEST_LB;
1728 break;
1729 case QED_LL2_TX_DEST_DROP:
1730 tx_dest = CORE_TX_DEST_DROP;
1731 break;
1732 default:
1733 tx_dest = CORE_TX_DEST_LB;
1734 break;
1735 }
1736
1737 start_bd = (struct core_tx_bd *)qed_chain_produce(p_tx_chain);
1738 if (QED_IS_IWARP_PERSONALITY(p_hwfn) &&
1739 p_ll2->input.conn_type == QED_LL2_TYPE_OOO) {
1740 start_bd->nw_vlan_or_lb_echo =
1741 cpu_to_le16(IWARP_LL2_IN_ORDER_TX_QUEUE);
1742 } else {
1743 start_bd->nw_vlan_or_lb_echo = cpu_to_le16(pkt->vlan);
1744 if (test_bit(QED_MF_UFP_SPECIFIC, &p_hwfn->cdev->mf_bits) &&
1745 p_ll2->input.conn_type == QED_LL2_TYPE_FCOE)
1746 pkt->remove_stag = true;
1747 }
1748
1749 SET_FIELD(start_bd->bitfield1, CORE_TX_BD_L4_HDR_OFFSET_W,
1750 cpu_to_le16(pkt->l4_hdr_offset_w));
1751 SET_FIELD(start_bd->bitfield1, CORE_TX_BD_TX_DST, tx_dest);
1752 bd_data |= pkt->bd_flags;
1753 SET_FIELD(bd_data, CORE_TX_BD_DATA_START_BD, 0x1);
1754 SET_FIELD(bd_data, CORE_TX_BD_DATA_NBDS, pkt->num_of_bds);
1755 SET_FIELD(bd_data, CORE_TX_BD_DATA_ROCE_FLAV, roce_flavor);
1756 SET_FIELD(bd_data, CORE_TX_BD_DATA_IP_CSUM, !!(pkt->enable_ip_cksum));
1757 SET_FIELD(bd_data, CORE_TX_BD_DATA_L4_CSUM, !!(pkt->enable_l4_cksum));
1758 SET_FIELD(bd_data, CORE_TX_BD_DATA_IP_LEN, !!(pkt->calc_ip_len));
1759 SET_FIELD(bd_data, CORE_TX_BD_DATA_DISABLE_STAG_INSERTION,
1760 !!(pkt->remove_stag));
1761
1762 start_bd->bd_data.as_bitfield = cpu_to_le16(bd_data);
1763 DMA_REGPAIR_LE(start_bd->addr, pkt->first_frag);
1764 start_bd->nbytes = cpu_to_le16(pkt->first_frag_len);
1765
1766 DP_VERBOSE(p_hwfn,
1767 (NETIF_MSG_TX_QUEUED | QED_MSG_LL2),
1768 "LL2 [q 0x%02x cid 0x%08x type 0x%08x] Tx Producer at [0x%04x] - set with a %04x bytes %02x BDs buffer at %08x:%08x\n",
1769 p_ll2->queue_id,
1770 p_ll2->cid,
1771 p_ll2->input.conn_type,
1772 prod_idx,
1773 pkt->first_frag_len,
1774 pkt->num_of_bds,
1775 le32_to_cpu(start_bd->addr.hi),
1776 le32_to_cpu(start_bd->addr.lo));
1777
1778 if (p_ll2->tx_queue.cur_send_frag_num == pkt->num_of_bds)
1779 return;
1780
1781 /* Need to provide the packet with additional BDs for frags */
1782 for (frag_idx = p_ll2->tx_queue.cur_send_frag_num;
1783 frag_idx < pkt->num_of_bds; frag_idx++) {
1784 struct core_tx_bd **p_bd = &p_curp->bds_set[frag_idx].txq_bd;
1785
1786 *p_bd = (struct core_tx_bd *)qed_chain_produce(p_tx_chain);
1787 (*p_bd)->bd_data.as_bitfield = 0;
1788 (*p_bd)->bitfield1 = 0;
1789 p_curp->bds_set[frag_idx].tx_frag = 0;
1790 p_curp->bds_set[frag_idx].frag_len = 0;
1791 }
1792}
1793
1794/* This should be called while the Txq spinlock is being held */
1795static void qed_ll2_tx_packet_notify(struct qed_hwfn *p_hwfn,
1796 struct qed_ll2_info *p_ll2_conn)
1797{
1798 bool b_notify = p_ll2_conn->tx_queue.cur_send_packet->notify_fw;
1799 struct qed_ll2_tx_queue *p_tx = &p_ll2_conn->tx_queue;
1800 struct qed_ll2_tx_packet *p_pkt = NULL;
1801 u16 bd_prod;
1802
1803 /* If there are missing BDs, don't do anything now */
1804 if (p_ll2_conn->tx_queue.cur_send_frag_num !=
1805 p_ll2_conn->tx_queue.cur_send_packet->bd_used)
1806 return;
1807
1808 /* Push the current packet to the list and clean after it */
1809 list_add_tail(&p_ll2_conn->tx_queue.cur_send_packet->list_entry,
1810 &p_ll2_conn->tx_queue.sending_descq);
1811 p_ll2_conn->tx_queue.cur_send_packet = NULL;
1812 p_ll2_conn->tx_queue.cur_send_frag_num = 0;
1813
1814 /* Notify FW of packet only if requested to */
1815 if (!b_notify)
1816 return;
1817
1818 bd_prod = qed_chain_get_prod_idx(&p_ll2_conn->tx_queue.txq_chain);
1819
1820 while (!list_empty(&p_tx->sending_descq)) {
1821 p_pkt = list_first_entry(&p_tx->sending_descq,
1822 struct qed_ll2_tx_packet, list_entry);
1823 if (!p_pkt)
1824 break;
1825
1826 list_move_tail(&p_pkt->list_entry, &p_tx->active_descq);
1827 }
1828
1829 p_tx->db_msg.spq_prod = cpu_to_le16(bd_prod);
1830
1831 /* Make sure the BDs data is updated before ringing the doorbell */
1832 wmb();
1833
1834 DIRECT_REG_WR(p_tx->doorbell_addr, *((u32 *)&p_tx->db_msg));
1835
1836 DP_VERBOSE(p_hwfn,
1837 (NETIF_MSG_TX_QUEUED | QED_MSG_LL2),
1838 "LL2 [q 0x%02x cid 0x%08x type 0x%08x] Doorbelled [producer 0x%04x]\n",
1839 p_ll2_conn->queue_id,
1840 p_ll2_conn->cid,
1841 p_ll2_conn->input.conn_type, p_tx->db_msg.spq_prod);
1842}
1843
1844int qed_ll2_prepare_tx_packet(void *cxt,
1845 u8 connection_handle,
1846 struct qed_ll2_tx_pkt_info *pkt,
1847 bool notify_fw)
1848{
1849 struct qed_hwfn *p_hwfn = cxt;
1850 struct qed_ll2_tx_packet *p_curp = NULL;
1851 struct qed_ll2_info *p_ll2_conn = NULL;
1852 struct qed_ll2_tx_queue *p_tx;
1853 struct qed_chain *p_tx_chain;
1854 unsigned long flags;
1855 int rc = 0;
1856
1857 p_ll2_conn = qed_ll2_handle_sanity(p_hwfn, connection_handle);
1858 if (!p_ll2_conn)
1859 return -EINVAL;
1860 p_tx = &p_ll2_conn->tx_queue;
1861 p_tx_chain = &p_tx->txq_chain;
1862
1863 if (pkt->num_of_bds > p_ll2_conn->input.tx_max_bds_per_packet)
1864 return -EIO;
1865
1866 spin_lock_irqsave(&p_tx->lock, flags);
1867 if (p_tx->cur_send_packet) {
1868 rc = -EEXIST;
1869 goto out;
1870 }
1871
1872 /* Get entry, but only if we have tx elements for it */
1873 if (!list_empty(&p_tx->free_descq))
1874 p_curp = list_first_entry(&p_tx->free_descq,
1875 struct qed_ll2_tx_packet, list_entry);
1876 if (p_curp && qed_chain_get_elem_left(p_tx_chain) < pkt->num_of_bds)
1877 p_curp = NULL;
1878
1879 if (!p_curp) {
1880 rc = -EBUSY;
1881 goto out;
1882 }
1883
1884 /* Prepare packet and BD, and perhaps send a doorbell to FW */
1885 qed_ll2_prepare_tx_packet_set(p_hwfn, p_tx, p_curp, pkt, notify_fw);
1886
1887 qed_ll2_prepare_tx_packet_set_bd(p_hwfn, p_ll2_conn, p_curp, pkt);
1888
1889 qed_ll2_tx_packet_notify(p_hwfn, p_ll2_conn);
1890
1891out:
1892 spin_unlock_irqrestore(&p_tx->lock, flags);
1893 return rc;
1894}
1895
1896int qed_ll2_set_fragment_of_tx_packet(void *cxt,
1897 u8 connection_handle,
1898 dma_addr_t addr, u16 nbytes)
1899{
1900 struct qed_ll2_tx_packet *p_cur_send_packet = NULL;
1901 struct qed_hwfn *p_hwfn = cxt;
1902 struct qed_ll2_info *p_ll2_conn = NULL;
1903 u16 cur_send_frag_num = 0;
1904 struct core_tx_bd *p_bd;
1905 unsigned long flags;
1906
1907 p_ll2_conn = qed_ll2_handle_sanity(p_hwfn, connection_handle);
1908 if (!p_ll2_conn)
1909 return -EINVAL;
1910
1911 if (!p_ll2_conn->tx_queue.cur_send_packet)
1912 return -EINVAL;
1913
1914 p_cur_send_packet = p_ll2_conn->tx_queue.cur_send_packet;
1915 cur_send_frag_num = p_ll2_conn->tx_queue.cur_send_frag_num;
1916
1917 if (cur_send_frag_num >= p_cur_send_packet->bd_used)
1918 return -EINVAL;
1919
1920 /* Fill the BD information, and possibly notify FW */
1921 p_bd = p_cur_send_packet->bds_set[cur_send_frag_num].txq_bd;
1922 DMA_REGPAIR_LE(p_bd->addr, addr);
1923 p_bd->nbytes = cpu_to_le16(nbytes);
1924 p_cur_send_packet->bds_set[cur_send_frag_num].tx_frag = addr;
1925 p_cur_send_packet->bds_set[cur_send_frag_num].frag_len = nbytes;
1926
1927 p_ll2_conn->tx_queue.cur_send_frag_num++;
1928
1929 spin_lock_irqsave(&p_ll2_conn->tx_queue.lock, flags);
1930 qed_ll2_tx_packet_notify(p_hwfn, p_ll2_conn);
1931 spin_unlock_irqrestore(&p_ll2_conn->tx_queue.lock, flags);
1932
1933 return 0;
1934}
1935
1936int qed_ll2_terminate_connection(void *cxt, u8 connection_handle)
1937{
1938 struct qed_hwfn *p_hwfn = cxt;
1939 struct qed_ll2_info *p_ll2_conn = NULL;
1940 int rc = -EINVAL;
1941 struct qed_ptt *p_ptt;
1942
1943 p_ptt = qed_ptt_acquire(p_hwfn);
1944 if (!p_ptt)
1945 return -EAGAIN;
1946
1947 p_ll2_conn = qed_ll2_handle_sanity_lock(p_hwfn, connection_handle);
1948 if (!p_ll2_conn) {
1949 rc = -EINVAL;
1950 goto out;
1951 }
1952
1953 /* Stop Tx & Rx of connection, if needed */
1954 if (QED_LL2_TX_REGISTERED(p_ll2_conn)) {
1955 p_ll2_conn->tx_queue.b_cb_registered = false;
1956 smp_wmb(); /* Make sure this is seen by ll2_lb_rxq_completion */
1957 rc = qed_sp_ll2_tx_queue_stop(p_hwfn, p_ll2_conn);
1958 if (rc)
1959 goto out;
1960
1961 qed_ll2_txq_flush(p_hwfn, connection_handle);
1962 qed_int_unregister_cb(p_hwfn, p_ll2_conn->tx_queue.tx_sb_index);
1963 }
1964
1965 if (QED_LL2_RX_REGISTERED(p_ll2_conn)) {
1966 p_ll2_conn->rx_queue.b_cb_registered = false;
1967 smp_wmb(); /* Make sure this is seen by ll2_lb_rxq_completion */
1968 rc = qed_sp_ll2_rx_queue_stop(p_hwfn, p_ll2_conn);
1969 if (rc)
1970 goto out;
1971
1972 qed_ll2_rxq_flush(p_hwfn, connection_handle);
1973 qed_int_unregister_cb(p_hwfn, p_ll2_conn->rx_queue.rx_sb_index);
1974 }
1975
1976 if (p_ll2_conn->input.conn_type == QED_LL2_TYPE_OOO)
1977 qed_ooo_release_all_isles(p_hwfn, p_hwfn->p_ooo_info);
1978
1979 if (p_ll2_conn->input.conn_type == QED_LL2_TYPE_FCOE) {
1980 if (!test_bit(QED_MF_UFP_SPECIFIC, &p_hwfn->cdev->mf_bits))
1981 qed_llh_remove_protocol_filter(p_hwfn->cdev, 0,
1982 QED_LLH_FILTER_ETHERTYPE,
1983 ETH_P_FCOE, 0);
1984 qed_llh_remove_protocol_filter(p_hwfn->cdev, 0,
1985 QED_LLH_FILTER_ETHERTYPE,
1986 ETH_P_FIP, 0);
1987 }
1988
1989out:
1990 qed_ptt_release(p_hwfn, p_ptt);
1991 return rc;
1992}
1993
1994static void qed_ll2_release_connection_ooo(struct qed_hwfn *p_hwfn,
1995 struct qed_ll2_info *p_ll2_conn)
1996{
1997 struct qed_ooo_buffer *p_buffer;
1998
1999 if (p_ll2_conn->input.conn_type != QED_LL2_TYPE_OOO)
2000 return;
2001
2002 qed_ooo_release_all_isles(p_hwfn, p_hwfn->p_ooo_info);
2003 while ((p_buffer = qed_ooo_get_free_buffer(p_hwfn,
2004 p_hwfn->p_ooo_info))) {
2005 dma_free_coherent(&p_hwfn->cdev->pdev->dev,
2006 p_buffer->rx_buffer_size,
2007 p_buffer->rx_buffer_virt_addr,
2008 p_buffer->rx_buffer_phys_addr);
2009 kfree(p_buffer);
2010 }
2011}
2012
2013void qed_ll2_release_connection(void *cxt, u8 connection_handle)
2014{
2015 struct qed_hwfn *p_hwfn = cxt;
2016 struct qed_ll2_info *p_ll2_conn = NULL;
2017
2018 p_ll2_conn = qed_ll2_handle_sanity(p_hwfn, connection_handle);
2019 if (!p_ll2_conn)
2020 return;
2021
2022 kfree(p_ll2_conn->tx_queue.descq_mem);
2023 qed_chain_free(p_hwfn->cdev, &p_ll2_conn->tx_queue.txq_chain);
2024
2025 kfree(p_ll2_conn->rx_queue.descq_array);
2026 qed_chain_free(p_hwfn->cdev, &p_ll2_conn->rx_queue.rxq_chain);
2027 qed_chain_free(p_hwfn->cdev, &p_ll2_conn->rx_queue.rcq_chain);
2028
2029 qed_cxt_release_cid(p_hwfn, p_ll2_conn->cid);
2030
2031 qed_ll2_release_connection_ooo(p_hwfn, p_ll2_conn);
2032
2033 mutex_lock(&p_ll2_conn->mutex);
2034 p_ll2_conn->b_active = false;
2035 mutex_unlock(&p_ll2_conn->mutex);
2036}
2037
2038int qed_ll2_alloc(struct qed_hwfn *p_hwfn)
2039{
2040 struct qed_ll2_info *p_ll2_connections;
2041 u8 i;
2042
2043 /* Allocate LL2's set struct */
2044 p_ll2_connections = kcalloc(QED_MAX_NUM_OF_LL2_CONNECTIONS,
2045 sizeof(struct qed_ll2_info), GFP_KERNEL);
2046 if (!p_ll2_connections) {
2047 DP_NOTICE(p_hwfn, "Failed to allocate `struct qed_ll2'\n");
2048 return -ENOMEM;
2049 }
2050
2051 for (i = 0; i < QED_MAX_NUM_OF_LL2_CONNECTIONS; i++)
2052 p_ll2_connections[i].my_id = i;
2053
2054 p_hwfn->p_ll2_info = p_ll2_connections;
2055 return 0;
2056}
2057
2058void qed_ll2_setup(struct qed_hwfn *p_hwfn)
2059{
2060 int i;
2061
2062 for (i = 0; i < QED_MAX_NUM_OF_LL2_CONNECTIONS; i++)
2063 mutex_init(&p_hwfn->p_ll2_info[i].mutex);
2064}
2065
2066void qed_ll2_free(struct qed_hwfn *p_hwfn)
2067{
2068 if (!p_hwfn->p_ll2_info)
2069 return;
2070
2071 kfree(p_hwfn->p_ll2_info);
2072 p_hwfn->p_ll2_info = NULL;
2073}
2074
2075static void _qed_ll2_get_port_stats(struct qed_hwfn *p_hwfn,
2076 struct qed_ptt *p_ptt,
2077 struct qed_ll2_stats *p_stats)
2078{
2079 struct core_ll2_port_stats port_stats;
2080
2081 memset(&port_stats, 0, sizeof(port_stats));
2082 qed_memcpy_from(p_hwfn, p_ptt, &port_stats,
2083 BAR0_MAP_REG_TSDM_RAM +
2084 TSTORM_LL2_PORT_STAT_OFFSET(MFW_PORT(p_hwfn)),
2085 sizeof(port_stats));
2086
2087 p_stats->gsi_invalid_hdr += HILO_64_REGPAIR(port_stats.gsi_invalid_hdr);
2088 p_stats->gsi_invalid_pkt_length +=
2089 HILO_64_REGPAIR(port_stats.gsi_invalid_pkt_length);
2090 p_stats->gsi_unsupported_pkt_typ +=
2091 HILO_64_REGPAIR(port_stats.gsi_unsupported_pkt_typ);
2092 p_stats->gsi_crcchksm_error +=
2093 HILO_64_REGPAIR(port_stats.gsi_crcchksm_error);
2094}
2095
2096static void _qed_ll2_get_tstats(struct qed_hwfn *p_hwfn,
2097 struct qed_ptt *p_ptt,
2098 struct qed_ll2_info *p_ll2_conn,
2099 struct qed_ll2_stats *p_stats)
2100{
2101 struct core_ll2_tstorm_per_queue_stat tstats;
2102 u8 qid = p_ll2_conn->queue_id;
2103 u32 tstats_addr;
2104
2105 memset(&tstats, 0, sizeof(tstats));
2106 tstats_addr = BAR0_MAP_REG_TSDM_RAM +
2107 CORE_LL2_TSTORM_PER_QUEUE_STAT_OFFSET(qid);
2108 qed_memcpy_from(p_hwfn, p_ptt, &tstats, tstats_addr, sizeof(tstats));
2109
2110 p_stats->packet_too_big_discard +=
2111 HILO_64_REGPAIR(tstats.packet_too_big_discard);
2112 p_stats->no_buff_discard += HILO_64_REGPAIR(tstats.no_buff_discard);
2113}
2114
2115static void _qed_ll2_get_ustats(struct qed_hwfn *p_hwfn,
2116 struct qed_ptt *p_ptt,
2117 struct qed_ll2_info *p_ll2_conn,
2118 struct qed_ll2_stats *p_stats)
2119{
2120 struct core_ll2_ustorm_per_queue_stat ustats;
2121 u8 qid = p_ll2_conn->queue_id;
2122 u32 ustats_addr;
2123
2124 memset(&ustats, 0, sizeof(ustats));
2125 ustats_addr = BAR0_MAP_REG_USDM_RAM +
2126 CORE_LL2_USTORM_PER_QUEUE_STAT_OFFSET(qid);
2127 qed_memcpy_from(p_hwfn, p_ptt, &ustats, ustats_addr, sizeof(ustats));
2128
2129 p_stats->rcv_ucast_bytes += HILO_64_REGPAIR(ustats.rcv_ucast_bytes);
2130 p_stats->rcv_mcast_bytes += HILO_64_REGPAIR(ustats.rcv_mcast_bytes);
2131 p_stats->rcv_bcast_bytes += HILO_64_REGPAIR(ustats.rcv_bcast_bytes);
2132 p_stats->rcv_ucast_pkts += HILO_64_REGPAIR(ustats.rcv_ucast_pkts);
2133 p_stats->rcv_mcast_pkts += HILO_64_REGPAIR(ustats.rcv_mcast_pkts);
2134 p_stats->rcv_bcast_pkts += HILO_64_REGPAIR(ustats.rcv_bcast_pkts);
2135}
2136
2137static void _qed_ll2_get_pstats(struct qed_hwfn *p_hwfn,
2138 struct qed_ptt *p_ptt,
2139 struct qed_ll2_info *p_ll2_conn,
2140 struct qed_ll2_stats *p_stats)
2141{
2142 struct core_ll2_pstorm_per_queue_stat pstats;
2143 u8 stats_id = p_ll2_conn->tx_stats_id;
2144 u32 pstats_addr;
2145
2146 memset(&pstats, 0, sizeof(pstats));
2147 pstats_addr = BAR0_MAP_REG_PSDM_RAM +
2148 CORE_LL2_PSTORM_PER_QUEUE_STAT_OFFSET(stats_id);
2149 qed_memcpy_from(p_hwfn, p_ptt, &pstats, pstats_addr, sizeof(pstats));
2150
2151 p_stats->sent_ucast_bytes += HILO_64_REGPAIR(pstats.sent_ucast_bytes);
2152 p_stats->sent_mcast_bytes += HILO_64_REGPAIR(pstats.sent_mcast_bytes);
2153 p_stats->sent_bcast_bytes += HILO_64_REGPAIR(pstats.sent_bcast_bytes);
2154 p_stats->sent_ucast_pkts += HILO_64_REGPAIR(pstats.sent_ucast_pkts);
2155 p_stats->sent_mcast_pkts += HILO_64_REGPAIR(pstats.sent_mcast_pkts);
2156 p_stats->sent_bcast_pkts += HILO_64_REGPAIR(pstats.sent_bcast_pkts);
2157}
2158
2159static int __qed_ll2_get_stats(void *cxt, u8 connection_handle,
2160 struct qed_ll2_stats *p_stats)
2161{
2162 struct qed_hwfn *p_hwfn = cxt;
2163 struct qed_ll2_info *p_ll2_conn = NULL;
2164 struct qed_ptt *p_ptt;
2165
2166 if ((connection_handle >= QED_MAX_NUM_OF_LL2_CONNECTIONS) ||
2167 !p_hwfn->p_ll2_info)
2168 return -EINVAL;
2169
2170 p_ll2_conn = &p_hwfn->p_ll2_info[connection_handle];
2171
2172 p_ptt = qed_ptt_acquire(p_hwfn);
2173 if (!p_ptt) {
2174 DP_ERR(p_hwfn, "Failed to acquire ptt\n");
2175 return -EINVAL;
2176 }
2177
2178 if (p_ll2_conn->input.gsi_enable)
2179 _qed_ll2_get_port_stats(p_hwfn, p_ptt, p_stats);
2180
2181 _qed_ll2_get_tstats(p_hwfn, p_ptt, p_ll2_conn, p_stats);
2182
2183 _qed_ll2_get_ustats(p_hwfn, p_ptt, p_ll2_conn, p_stats);
2184
2185 if (p_ll2_conn->tx_stats_en)
2186 _qed_ll2_get_pstats(p_hwfn, p_ptt, p_ll2_conn, p_stats);
2187
2188 qed_ptt_release(p_hwfn, p_ptt);
2189
2190 return 0;
2191}
2192
2193int qed_ll2_get_stats(void *cxt,
2194 u8 connection_handle, struct qed_ll2_stats *p_stats)
2195{
2196 memset(p_stats, 0, sizeof(*p_stats));
2197 return __qed_ll2_get_stats(cxt, connection_handle, p_stats);
2198}
2199
2200static void qed_ll2b_release_rx_packet(void *cxt,
2201 u8 connection_handle,
2202 void *cookie,
2203 dma_addr_t rx_buf_addr,
2204 bool b_last_packet)
2205{
2206 struct qed_hwfn *p_hwfn = cxt;
2207
2208 qed_ll2_dealloc_buffer(p_hwfn->cdev, cookie);
2209}
2210
2211static void qed_ll2_register_cb_ops(struct qed_dev *cdev,
2212 const struct qed_ll2_cb_ops *ops,
2213 void *cookie)
2214{
2215 cdev->ll2->cbs = ops;
2216 cdev->ll2->cb_cookie = cookie;
2217}
2218
2219struct qed_ll2_cbs ll2_cbs = {
2220 .rx_comp_cb = &qed_ll2b_complete_rx_packet,
2221 .rx_release_cb = &qed_ll2b_release_rx_packet,
2222 .tx_comp_cb = &qed_ll2b_complete_tx_packet,
2223 .tx_release_cb = &qed_ll2b_complete_tx_packet,
2224};
2225
2226static void qed_ll2_set_conn_data(struct qed_hwfn *p_hwfn,
2227 struct qed_ll2_acquire_data *data,
2228 struct qed_ll2_params *params,
2229 enum qed_ll2_conn_type conn_type,
2230 u8 *handle, bool lb)
2231{
2232 memset(data, 0, sizeof(*data));
2233
2234 data->input.conn_type = conn_type;
2235 data->input.mtu = params->mtu;
2236 data->input.rx_num_desc = QED_LL2_RX_SIZE;
2237 data->input.rx_drop_ttl0_flg = params->drop_ttl0_packets;
2238 data->input.rx_vlan_removal_en = params->rx_vlan_stripping;
2239 data->input.tx_num_desc = QED_LL2_TX_SIZE;
2240 data->p_connection_handle = handle;
2241 data->cbs = &ll2_cbs;
2242 ll2_cbs.cookie = p_hwfn;
2243
2244 if (lb) {
2245 data->input.tx_tc = PKT_LB_TC;
2246 data->input.tx_dest = QED_LL2_TX_DEST_LB;
2247 } else {
2248 data->input.tx_tc = 0;
2249 data->input.tx_dest = QED_LL2_TX_DEST_NW;
2250 }
2251}
2252
2253static int qed_ll2_start_ooo(struct qed_hwfn *p_hwfn,
2254 struct qed_ll2_params *params)
2255{
2256 u8 *handle = &p_hwfn->pf_params.iscsi_pf_params.ll2_ooo_queue_id;
2257 struct qed_ll2_acquire_data data;
2258 int rc;
2259
2260 qed_ll2_set_conn_data(p_hwfn, &data, params,
2261 QED_LL2_TYPE_OOO, handle, true);
2262
2263 rc = qed_ll2_acquire_connection(p_hwfn, &data);
2264 if (rc) {
2265 DP_INFO(p_hwfn, "Failed to acquire LL2 OOO connection\n");
2266 goto out;
2267 }
2268
2269 rc = qed_ll2_establish_connection(p_hwfn, *handle);
2270 if (rc) {
2271 DP_INFO(p_hwfn, "Failed to establish LL2 OOO connection\n");
2272 goto fail;
2273 }
2274
2275 return 0;
2276
2277fail:
2278 qed_ll2_release_connection(p_hwfn, *handle);
2279out:
2280 *handle = QED_LL2_UNUSED_HANDLE;
2281 return rc;
2282}
2283
2284static bool qed_ll2_is_storage_eng1(struct qed_dev *cdev)
2285{
2286 return (QED_IS_FCOE_PERSONALITY(QED_LEADING_HWFN(cdev)) ||
2287 QED_IS_ISCSI_PERSONALITY(QED_LEADING_HWFN(cdev))) &&
2288 (QED_AFFIN_HWFN(cdev) != QED_LEADING_HWFN(cdev));
2289}
2290
2291static int __qed_ll2_stop(struct qed_hwfn *p_hwfn)
2292{
2293 struct qed_dev *cdev = p_hwfn->cdev;
2294 int rc;
2295
2296 rc = qed_ll2_terminate_connection(p_hwfn, cdev->ll2->handle);
2297 if (rc)
2298 DP_INFO(cdev, "Failed to terminate LL2 connection\n");
2299
2300 qed_ll2_release_connection(p_hwfn, cdev->ll2->handle);
2301
2302 return rc;
2303}
2304
2305static int qed_ll2_stop(struct qed_dev *cdev)
2306{
2307 bool b_is_storage_eng1 = qed_ll2_is_storage_eng1(cdev);
2308 struct qed_hwfn *p_hwfn = QED_AFFIN_HWFN(cdev);
2309 int rc = 0, rc2 = 0;
2310
2311 if (cdev->ll2->handle == QED_LL2_UNUSED_HANDLE)
2312 return 0;
2313
2314 qed_llh_remove_mac_filter(cdev, 0, cdev->ll2_mac_address);
2315 eth_zero_addr(cdev->ll2_mac_address);
2316
2317 if (QED_IS_ISCSI_PERSONALITY(p_hwfn))
2318 qed_ll2_stop_ooo(p_hwfn);
2319
2320 /* In CMT mode, LL2 is always started on engine 0 for a storage PF */
2321 if (b_is_storage_eng1) {
2322 rc2 = __qed_ll2_stop(QED_LEADING_HWFN(cdev));
2323 if (rc2)
2324 DP_NOTICE(QED_LEADING_HWFN(cdev),
2325 "Failed to stop LL2 on engine 0\n");
2326 }
2327
2328 rc = __qed_ll2_stop(p_hwfn);
2329 if (rc)
2330 DP_NOTICE(p_hwfn, "Failed to stop LL2\n");
2331
2332 qed_ll2_kill_buffers(cdev);
2333
2334 cdev->ll2->handle = QED_LL2_UNUSED_HANDLE;
2335
2336 return rc | rc2;
2337}
2338
2339static int __qed_ll2_start(struct qed_hwfn *p_hwfn,
2340 struct qed_ll2_params *params)
2341{
2342 struct qed_ll2_buffer *buffer, *tmp_buffer;
2343 struct qed_dev *cdev = p_hwfn->cdev;
2344 enum qed_ll2_conn_type conn_type;
2345 struct qed_ll2_acquire_data data;
2346 int rc, rx_cnt;
2347
2348 switch (p_hwfn->hw_info.personality) {
2349 case QED_PCI_FCOE:
2350 conn_type = QED_LL2_TYPE_FCOE;
2351 break;
2352 case QED_PCI_ISCSI:
2353 conn_type = QED_LL2_TYPE_ISCSI;
2354 break;
2355 case QED_PCI_ETH_ROCE:
2356 conn_type = QED_LL2_TYPE_ROCE;
2357 break;
2358 default:
2359
2360 conn_type = QED_LL2_TYPE_TEST;
2361 }
2362
2363 qed_ll2_set_conn_data(p_hwfn, &data, params, conn_type,
2364 &cdev->ll2->handle, false);
2365
2366 rc = qed_ll2_acquire_connection(p_hwfn, &data);
2367 if (rc) {
2368 DP_INFO(p_hwfn, "Failed to acquire LL2 connection\n");
2369 return rc;
2370 }
2371
2372 rc = qed_ll2_establish_connection(p_hwfn, cdev->ll2->handle);
2373 if (rc) {
2374 DP_INFO(p_hwfn, "Failed to establish LL2 connection\n");
2375 goto release_conn;
2376 }
2377
2378 /* Post all Rx buffers to FW */
2379 spin_lock_bh(&cdev->ll2->lock);
2380 rx_cnt = cdev->ll2->rx_cnt;
2381 list_for_each_entry_safe(buffer, tmp_buffer, &cdev->ll2->list, list) {
2382 rc = qed_ll2_post_rx_buffer(p_hwfn,
2383 cdev->ll2->handle,
2384 buffer->phys_addr, 0, buffer, 1);
2385 if (rc) {
2386 DP_INFO(p_hwfn,
2387 "Failed to post an Rx buffer; Deleting it\n");
2388 dma_unmap_single(&cdev->pdev->dev, buffer->phys_addr,
2389 cdev->ll2->rx_size, DMA_FROM_DEVICE);
2390 kfree(buffer->data);
2391 list_del(&buffer->list);
2392 kfree(buffer);
2393 } else {
2394 rx_cnt++;
2395 }
2396 }
2397 spin_unlock_bh(&cdev->ll2->lock);
2398
2399 if (rx_cnt == cdev->ll2->rx_cnt) {
2400 DP_NOTICE(p_hwfn, "Failed passing even a single Rx buffer\n");
2401 goto terminate_conn;
2402 }
2403 cdev->ll2->rx_cnt = rx_cnt;
2404
2405 return 0;
2406
2407terminate_conn:
2408 qed_ll2_terminate_connection(p_hwfn, cdev->ll2->handle);
2409release_conn:
2410 qed_ll2_release_connection(p_hwfn, cdev->ll2->handle);
2411 return rc;
2412}
2413
2414static int qed_ll2_start(struct qed_dev *cdev, struct qed_ll2_params *params)
2415{
2416 bool b_is_storage_eng1 = qed_ll2_is_storage_eng1(cdev);
2417 struct qed_hwfn *p_hwfn = QED_AFFIN_HWFN(cdev);
2418 struct qed_ll2_buffer *buffer;
2419 int rx_num_desc, i, rc;
2420
2421 if (!is_valid_ether_addr(params->ll2_mac_address)) {
2422 DP_NOTICE(cdev, "Invalid Ethernet address\n");
2423 return -EINVAL;
2424 }
2425
2426 WARN_ON(!cdev->ll2->cbs);
2427
2428 /* Initialize LL2 locks & lists */
2429 INIT_LIST_HEAD(&cdev->ll2->list);
2430 spin_lock_init(&cdev->ll2->lock);
2431
2432 cdev->ll2->rx_size = NET_SKB_PAD + ETH_HLEN +
2433 L1_CACHE_BYTES + params->mtu;
2434
2435 /* Allocate memory for LL2.
2436 * In CMT mode, in case of a storage PF which is affintized to engine 1,
2437 * LL2 is started also on engine 0 and thus we need twofold buffers.
2438 */
2439 rx_num_desc = QED_LL2_RX_SIZE * (b_is_storage_eng1 ? 2 : 1);
2440 DP_INFO(cdev, "Allocating %d LL2 buffers of size %08x bytes\n",
2441 rx_num_desc, cdev->ll2->rx_size);
2442 for (i = 0; i < rx_num_desc; i++) {
2443 buffer = kzalloc(sizeof(*buffer), GFP_KERNEL);
2444 if (!buffer) {
2445 DP_INFO(cdev, "Failed to allocate LL2 buffers\n");
2446 rc = -ENOMEM;
2447 goto err0;
2448 }
2449
2450 rc = qed_ll2_alloc_buffer(cdev, (u8 **)&buffer->data,
2451 &buffer->phys_addr);
2452 if (rc) {
2453 kfree(buffer);
2454 goto err0;
2455 }
2456
2457 list_add_tail(&buffer->list, &cdev->ll2->list);
2458 }
2459
2460 rc = __qed_ll2_start(p_hwfn, params);
2461 if (rc) {
2462 DP_NOTICE(cdev, "Failed to start LL2\n");
2463 goto err0;
2464 }
2465
2466 /* In CMT mode, always need to start LL2 on engine 0 for a storage PF,
2467 * since broadcast/mutlicast packets are routed to engine 0.
2468 */
2469 if (b_is_storage_eng1) {
2470 rc = __qed_ll2_start(QED_LEADING_HWFN(cdev), params);
2471 if (rc) {
2472 DP_NOTICE(QED_LEADING_HWFN(cdev),
2473 "Failed to start LL2 on engine 0\n");
2474 goto err1;
2475 }
2476 }
2477
2478 if (QED_IS_ISCSI_PERSONALITY(p_hwfn)) {
2479 DP_VERBOSE(cdev, QED_MSG_STORAGE, "Starting OOO LL2 queue\n");
2480 rc = qed_ll2_start_ooo(p_hwfn, params);
2481 if (rc) {
2482 DP_NOTICE(cdev, "Failed to start OOO LL2\n");
2483 goto err2;
2484 }
2485 }
2486
2487 rc = qed_llh_add_mac_filter(cdev, 0, params->ll2_mac_address);
2488 if (rc) {
2489 DP_NOTICE(cdev, "Failed to add an LLH filter\n");
2490 goto err3;
2491 }
2492
2493 ether_addr_copy(cdev->ll2_mac_address, params->ll2_mac_address);
2494
2495 return 0;
2496
2497err3:
2498 if (QED_IS_ISCSI_PERSONALITY(p_hwfn))
2499 qed_ll2_stop_ooo(p_hwfn);
2500err2:
2501 if (b_is_storage_eng1)
2502 __qed_ll2_stop(QED_LEADING_HWFN(cdev));
2503err1:
2504 __qed_ll2_stop(p_hwfn);
2505err0:
2506 qed_ll2_kill_buffers(cdev);
2507 cdev->ll2->handle = QED_LL2_UNUSED_HANDLE;
2508 return rc;
2509}
2510
2511static int qed_ll2_start_xmit(struct qed_dev *cdev, struct sk_buff *skb,
2512 unsigned long xmit_flags)
2513{
2514 struct qed_hwfn *p_hwfn = QED_AFFIN_HWFN(cdev);
2515 struct qed_ll2_tx_pkt_info pkt;
2516 const skb_frag_t *frag;
2517 u8 flags = 0, nr_frags;
2518 int rc = -EINVAL, i;
2519 dma_addr_t mapping;
2520 u16 vlan = 0;
2521
2522 if (unlikely(skb->ip_summed != CHECKSUM_NONE)) {
2523 DP_INFO(cdev, "Cannot transmit a checksummed packet\n");
2524 return -EINVAL;
2525 }
2526
2527 /* Cache number of fragments from SKB since SKB may be freed by
2528 * the completion routine after calling qed_ll2_prepare_tx_packet()
2529 */
2530 nr_frags = skb_shinfo(skb)->nr_frags;
2531
2532 if (1 + nr_frags > CORE_LL2_TX_MAX_BDS_PER_PACKET) {
2533 DP_ERR(cdev, "Cannot transmit a packet with %d fragments\n",
2534 1 + nr_frags);
2535 return -EINVAL;
2536 }
2537
2538 mapping = dma_map_single(&cdev->pdev->dev, skb->data,
2539 skb->len, DMA_TO_DEVICE);
2540 if (unlikely(dma_mapping_error(&cdev->pdev->dev, mapping))) {
2541 DP_NOTICE(cdev, "SKB mapping failed\n");
2542 return -EINVAL;
2543 }
2544
2545 /* Request HW to calculate IP csum */
2546 if (!((vlan_get_protocol(skb) == htons(ETH_P_IPV6)) &&
2547 ipv6_hdr(skb)->nexthdr == NEXTHDR_IPV6))
2548 flags |= BIT(CORE_TX_BD_DATA_IP_CSUM_SHIFT);
2549
2550 if (skb_vlan_tag_present(skb)) {
2551 vlan = skb_vlan_tag_get(skb);
2552 flags |= BIT(CORE_TX_BD_DATA_VLAN_INSERTION_SHIFT);
2553 }
2554
2555 memset(&pkt, 0, sizeof(pkt));
2556 pkt.num_of_bds = 1 + nr_frags;
2557 pkt.vlan = vlan;
2558 pkt.bd_flags = flags;
2559 pkt.tx_dest = QED_LL2_TX_DEST_NW;
2560 pkt.first_frag = mapping;
2561 pkt.first_frag_len = skb->len;
2562 pkt.cookie = skb;
2563 if (test_bit(QED_MF_UFP_SPECIFIC, &cdev->mf_bits) &&
2564 test_bit(QED_LL2_XMIT_FLAGS_FIP_DISCOVERY, &xmit_flags))
2565 pkt.remove_stag = true;
2566
2567 /* qed_ll2_prepare_tx_packet() may actually send the packet if
2568 * there are no fragments in the skb and subsequently the completion
2569 * routine may run and free the SKB, so no dereferencing the SKB
2570 * beyond this point unless skb has any fragments.
2571 */
2572 rc = qed_ll2_prepare_tx_packet(p_hwfn, cdev->ll2->handle,
2573 &pkt, 1);
2574 if (rc)
2575 goto err;
2576
2577 for (i = 0; i < nr_frags; i++) {
2578 frag = &skb_shinfo(skb)->frags[i];
2579
2580 mapping = skb_frag_dma_map(&cdev->pdev->dev, frag, 0,
2581 skb_frag_size(frag), DMA_TO_DEVICE);
2582
2583 if (unlikely(dma_mapping_error(&cdev->pdev->dev, mapping))) {
2584 DP_NOTICE(cdev,
2585 "Unable to map frag - dropping packet\n");
2586 rc = -ENOMEM;
2587 goto err;
2588 }
2589
2590 rc = qed_ll2_set_fragment_of_tx_packet(p_hwfn,
2591 cdev->ll2->handle,
2592 mapping,
2593 skb_frag_size(frag));
2594
2595 /* if failed not much to do here, partial packet has been posted
2596 * we can't free memory, will need to wait for completion
2597 */
2598 if (rc)
2599 goto err2;
2600 }
2601
2602 return 0;
2603
2604err:
2605 dma_unmap_single(&cdev->pdev->dev, mapping, skb->len, DMA_TO_DEVICE);
2606err2:
2607 return rc;
2608}
2609
2610static int qed_ll2_stats(struct qed_dev *cdev, struct qed_ll2_stats *stats)
2611{
2612 bool b_is_storage_eng1 = qed_ll2_is_storage_eng1(cdev);
2613 struct qed_hwfn *p_hwfn = QED_AFFIN_HWFN(cdev);
2614 int rc;
2615
2616 if (!cdev->ll2)
2617 return -EINVAL;
2618
2619 rc = qed_ll2_get_stats(p_hwfn, cdev->ll2->handle, stats);
2620 if (rc) {
2621 DP_NOTICE(p_hwfn, "Failed to get LL2 stats\n");
2622 return rc;
2623 }
2624
2625 /* In CMT mode, LL2 is always started on engine 0 for a storage PF */
2626 if (b_is_storage_eng1) {
2627 rc = __qed_ll2_get_stats(QED_LEADING_HWFN(cdev),
2628 cdev->ll2->handle, stats);
2629 if (rc) {
2630 DP_NOTICE(QED_LEADING_HWFN(cdev),
2631 "Failed to get LL2 stats on engine 0\n");
2632 return rc;
2633 }
2634 }
2635
2636 return 0;
2637}
2638
2639const struct qed_ll2_ops qed_ll2_ops_pass = {
2640 .start = &qed_ll2_start,
2641 .stop = &qed_ll2_stop,
2642 .start_xmit = &qed_ll2_start_xmit,
2643 .register_cb_ops = &qed_ll2_register_cb_ops,
2644 .get_stats = &qed_ll2_stats,
2645};
2646
2647int qed_ll2_alloc_if(struct qed_dev *cdev)
2648{
2649 cdev->ll2 = kzalloc(sizeof(*cdev->ll2), GFP_KERNEL);
2650 return cdev->ll2 ? 0 : -ENOMEM;
2651}
2652
2653void qed_ll2_dealloc_if(struct qed_dev *cdev)
2654{
2655 kfree(cdev->ll2);
2656 cdev->ll2 = NULL;
2657}