Loading...
1/*
2 * SPI master driver using generic bitbanged GPIO
3 *
4 * Copyright (C) 2006,2008 David Brownell
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
19 */
20#include <linux/kernel.h>
21#include <linux/module.h>
22#include <linux/init.h>
23#include <linux/platform_device.h>
24#include <linux/gpio.h>
25
26#include <linux/spi/spi.h>
27#include <linux/spi/spi_bitbang.h>
28#include <linux/spi/spi_gpio.h>
29
30
31/*
32 * This bitbanging SPI master driver should help make systems usable
33 * when a native hardware SPI engine is not available, perhaps because
34 * its driver isn't yet working or because the I/O pins it requires
35 * are used for other purposes.
36 *
37 * platform_device->driver_data ... points to spi_gpio
38 *
39 * spi->controller_state ... reserved for bitbang framework code
40 * spi->controller_data ... holds chipselect GPIO
41 *
42 * spi->master->dev.driver_data ... points to spi_gpio->bitbang
43 */
44
45struct spi_gpio {
46 struct spi_bitbang bitbang;
47 struct spi_gpio_platform_data pdata;
48 struct platform_device *pdev;
49};
50
51/*----------------------------------------------------------------------*/
52
53/*
54 * Because the overhead of going through four GPIO procedure calls
55 * per transferred bit can make performance a problem, this code
56 * is set up so that you can use it in either of two ways:
57 *
58 * - The slow generic way: set up platform_data to hold the GPIO
59 * numbers used for MISO/MOSI/SCK, and issue procedure calls for
60 * each of them. This driver can handle several such busses.
61 *
62 * - The quicker inlined way: only helps with platform GPIO code
63 * that inlines operations for constant GPIOs. This can give
64 * you tight (fast!) inner loops, but each such bus needs a
65 * new driver. You'll define a new C file, with Makefile and
66 * Kconfig support; the C code can be a total of six lines:
67 *
68 * #define DRIVER_NAME "myboard_spi2"
69 * #define SPI_MISO_GPIO 119
70 * #define SPI_MOSI_GPIO 120
71 * #define SPI_SCK_GPIO 121
72 * #define SPI_N_CHIPSEL 4
73 * #include "spi-gpio.c"
74 */
75
76#ifndef DRIVER_NAME
77#define DRIVER_NAME "spi_gpio"
78
79#define GENERIC_BITBANG /* vs tight inlines */
80
81/* all functions referencing these symbols must define pdata */
82#define SPI_MISO_GPIO ((pdata)->miso)
83#define SPI_MOSI_GPIO ((pdata)->mosi)
84#define SPI_SCK_GPIO ((pdata)->sck)
85
86#define SPI_N_CHIPSEL ((pdata)->num_chipselect)
87
88#endif
89
90/*----------------------------------------------------------------------*/
91
92static inline const struct spi_gpio_platform_data * __pure
93spi_to_pdata(const struct spi_device *spi)
94{
95 const struct spi_bitbang *bang;
96 const struct spi_gpio *spi_gpio;
97
98 bang = spi_master_get_devdata(spi->master);
99 spi_gpio = container_of(bang, struct spi_gpio, bitbang);
100 return &spi_gpio->pdata;
101}
102
103/* this is #defined to avoid unused-variable warnings when inlining */
104#define pdata spi_to_pdata(spi)
105
106static inline void setsck(const struct spi_device *spi, int is_on)
107{
108 gpio_set_value(SPI_SCK_GPIO, is_on);
109}
110
111static inline void setmosi(const struct spi_device *spi, int is_on)
112{
113 gpio_set_value(SPI_MOSI_GPIO, is_on);
114}
115
116static inline int getmiso(const struct spi_device *spi)
117{
118 return !!gpio_get_value(SPI_MISO_GPIO);
119}
120
121#undef pdata
122
123/*
124 * NOTE: this clocks "as fast as we can". It "should" be a function of the
125 * requested device clock. Software overhead means we usually have trouble
126 * reaching even one Mbit/sec (except when we can inline bitops), so for now
127 * we'll just assume we never need additional per-bit slowdowns.
128 */
129#define spidelay(nsecs) do {} while (0)
130
131#include "spi-bitbang-txrx.h"
132
133/*
134 * These functions can leverage inline expansion of GPIO calls to shrink
135 * costs for a txrx bit, often by factors of around ten (by instruction
136 * count). That is particularly visible for larger word sizes, but helps
137 * even with default 8-bit words.
138 *
139 * REVISIT overheads calling these functions for each word also have
140 * significant performance costs. Having txrx_bufs() calls that inline
141 * the txrx_word() logic would help performance, e.g. on larger blocks
142 * used with flash storage or MMC/SD. There should also be ways to make
143 * GCC be less stupid about reloading registers inside the I/O loops,
144 * even without inlined GPIO calls; __attribute__((hot)) on GCC 4.3?
145 */
146
147static u32 spi_gpio_txrx_word_mode0(struct spi_device *spi,
148 unsigned nsecs, u32 word, u8 bits)
149{
150 return bitbang_txrx_be_cpha0(spi, nsecs, 0, 0, word, bits);
151}
152
153static u32 spi_gpio_txrx_word_mode1(struct spi_device *spi,
154 unsigned nsecs, u32 word, u8 bits)
155{
156 return bitbang_txrx_be_cpha1(spi, nsecs, 0, 0, word, bits);
157}
158
159static u32 spi_gpio_txrx_word_mode2(struct spi_device *spi,
160 unsigned nsecs, u32 word, u8 bits)
161{
162 return bitbang_txrx_be_cpha0(spi, nsecs, 1, 0, word, bits);
163}
164
165static u32 spi_gpio_txrx_word_mode3(struct spi_device *spi,
166 unsigned nsecs, u32 word, u8 bits)
167{
168 return bitbang_txrx_be_cpha1(spi, nsecs, 1, 0, word, bits);
169}
170
171/*
172 * These functions do not call setmosi or getmiso if respective flag
173 * (SPI_MASTER_NO_RX or SPI_MASTER_NO_TX) is set, so they are safe to
174 * call when such pin is not present or defined in the controller.
175 * A separate set of callbacks is defined to get highest possible
176 * speed in the generic case (when both MISO and MOSI lines are
177 * available), as optimiser will remove the checks when argument is
178 * constant.
179 */
180
181static u32 spi_gpio_spec_txrx_word_mode0(struct spi_device *spi,
182 unsigned nsecs, u32 word, u8 bits)
183{
184 unsigned flags = spi->master->flags;
185 return bitbang_txrx_be_cpha0(spi, nsecs, 0, flags, word, bits);
186}
187
188static u32 spi_gpio_spec_txrx_word_mode1(struct spi_device *spi,
189 unsigned nsecs, u32 word, u8 bits)
190{
191 unsigned flags = spi->master->flags;
192 return bitbang_txrx_be_cpha1(spi, nsecs, 0, flags, word, bits);
193}
194
195static u32 spi_gpio_spec_txrx_word_mode2(struct spi_device *spi,
196 unsigned nsecs, u32 word, u8 bits)
197{
198 unsigned flags = spi->master->flags;
199 return bitbang_txrx_be_cpha0(spi, nsecs, 1, flags, word, bits);
200}
201
202static u32 spi_gpio_spec_txrx_word_mode3(struct spi_device *spi,
203 unsigned nsecs, u32 word, u8 bits)
204{
205 unsigned flags = spi->master->flags;
206 return bitbang_txrx_be_cpha1(spi, nsecs, 1, flags, word, bits);
207}
208
209/*----------------------------------------------------------------------*/
210
211static void spi_gpio_chipselect(struct spi_device *spi, int is_active)
212{
213 unsigned long cs = (unsigned long) spi->controller_data;
214
215 /* set initial clock polarity */
216 if (is_active)
217 setsck(spi, spi->mode & SPI_CPOL);
218
219 if (cs != SPI_GPIO_NO_CHIPSELECT) {
220 /* SPI is normally active-low */
221 gpio_set_value(cs, (spi->mode & SPI_CS_HIGH) ? is_active : !is_active);
222 }
223}
224
225static int spi_gpio_setup(struct spi_device *spi)
226{
227 unsigned long cs = (unsigned long) spi->controller_data;
228 int status = 0;
229
230 if (spi->bits_per_word > 32)
231 return -EINVAL;
232
233 if (!spi->controller_state) {
234 if (cs != SPI_GPIO_NO_CHIPSELECT) {
235 status = gpio_request(cs, dev_name(&spi->dev));
236 if (status)
237 return status;
238 status = gpio_direction_output(cs, spi->mode & SPI_CS_HIGH);
239 }
240 }
241 if (!status)
242 status = spi_bitbang_setup(spi);
243 if (status) {
244 if (!spi->controller_state && cs != SPI_GPIO_NO_CHIPSELECT)
245 gpio_free(cs);
246 }
247 return status;
248}
249
250static void spi_gpio_cleanup(struct spi_device *spi)
251{
252 unsigned long cs = (unsigned long) spi->controller_data;
253
254 if (cs != SPI_GPIO_NO_CHIPSELECT)
255 gpio_free(cs);
256 spi_bitbang_cleanup(spi);
257}
258
259static int __devinit spi_gpio_alloc(unsigned pin, const char *label, bool is_in)
260{
261 int value;
262
263 value = gpio_request(pin, label);
264 if (value == 0) {
265 if (is_in)
266 value = gpio_direction_input(pin);
267 else
268 value = gpio_direction_output(pin, 0);
269 }
270 return value;
271}
272
273static int __devinit
274spi_gpio_request(struct spi_gpio_platform_data *pdata, const char *label,
275 u16 *res_flags)
276{
277 int value;
278
279 /* NOTE: SPI_*_GPIO symbols may reference "pdata" */
280
281 if (SPI_MOSI_GPIO != SPI_GPIO_NO_MOSI) {
282 value = spi_gpio_alloc(SPI_MOSI_GPIO, label, false);
283 if (value)
284 goto done;
285 } else {
286 /* HW configuration without MOSI pin */
287 *res_flags |= SPI_MASTER_NO_TX;
288 }
289
290 if (SPI_MISO_GPIO != SPI_GPIO_NO_MISO) {
291 value = spi_gpio_alloc(SPI_MISO_GPIO, label, true);
292 if (value)
293 goto free_mosi;
294 } else {
295 /* HW configuration without MISO pin */
296 *res_flags |= SPI_MASTER_NO_RX;
297 }
298
299 value = spi_gpio_alloc(SPI_SCK_GPIO, label, false);
300 if (value)
301 goto free_miso;
302
303 goto done;
304
305free_miso:
306 if (SPI_MISO_GPIO != SPI_GPIO_NO_MISO)
307 gpio_free(SPI_MISO_GPIO);
308free_mosi:
309 if (SPI_MOSI_GPIO != SPI_GPIO_NO_MOSI)
310 gpio_free(SPI_MOSI_GPIO);
311done:
312 return value;
313}
314
315static int __devinit spi_gpio_probe(struct platform_device *pdev)
316{
317 int status;
318 struct spi_master *master;
319 struct spi_gpio *spi_gpio;
320 struct spi_gpio_platform_data *pdata;
321 u16 master_flags = 0;
322
323 pdata = pdev->dev.platform_data;
324#ifdef GENERIC_BITBANG
325 if (!pdata || !pdata->num_chipselect)
326 return -ENODEV;
327#endif
328
329 status = spi_gpio_request(pdata, dev_name(&pdev->dev), &master_flags);
330 if (status < 0)
331 return status;
332
333 master = spi_alloc_master(&pdev->dev, sizeof *spi_gpio);
334 if (!master) {
335 status = -ENOMEM;
336 goto gpio_free;
337 }
338 spi_gpio = spi_master_get_devdata(master);
339 platform_set_drvdata(pdev, spi_gpio);
340
341 spi_gpio->pdev = pdev;
342 if (pdata)
343 spi_gpio->pdata = *pdata;
344
345 master->flags = master_flags;
346 master->bus_num = pdev->id;
347 master->num_chipselect = SPI_N_CHIPSEL;
348 master->setup = spi_gpio_setup;
349 master->cleanup = spi_gpio_cleanup;
350
351 spi_gpio->bitbang.master = spi_master_get(master);
352 spi_gpio->bitbang.chipselect = spi_gpio_chipselect;
353
354 if ((master_flags & (SPI_MASTER_NO_TX | SPI_MASTER_NO_RX)) == 0) {
355 spi_gpio->bitbang.txrx_word[SPI_MODE_0] = spi_gpio_txrx_word_mode0;
356 spi_gpio->bitbang.txrx_word[SPI_MODE_1] = spi_gpio_txrx_word_mode1;
357 spi_gpio->bitbang.txrx_word[SPI_MODE_2] = spi_gpio_txrx_word_mode2;
358 spi_gpio->bitbang.txrx_word[SPI_MODE_3] = spi_gpio_txrx_word_mode3;
359 } else {
360 spi_gpio->bitbang.txrx_word[SPI_MODE_0] = spi_gpio_spec_txrx_word_mode0;
361 spi_gpio->bitbang.txrx_word[SPI_MODE_1] = spi_gpio_spec_txrx_word_mode1;
362 spi_gpio->bitbang.txrx_word[SPI_MODE_2] = spi_gpio_spec_txrx_word_mode2;
363 spi_gpio->bitbang.txrx_word[SPI_MODE_3] = spi_gpio_spec_txrx_word_mode3;
364 }
365 spi_gpio->bitbang.setup_transfer = spi_bitbang_setup_transfer;
366 spi_gpio->bitbang.flags = SPI_CS_HIGH;
367
368 status = spi_bitbang_start(&spi_gpio->bitbang);
369 if (status < 0) {
370 spi_master_put(spi_gpio->bitbang.master);
371gpio_free:
372 if (SPI_MISO_GPIO != SPI_GPIO_NO_MISO)
373 gpio_free(SPI_MISO_GPIO);
374 if (SPI_MOSI_GPIO != SPI_GPIO_NO_MOSI)
375 gpio_free(SPI_MOSI_GPIO);
376 gpio_free(SPI_SCK_GPIO);
377 spi_master_put(master);
378 }
379
380 return status;
381}
382
383static int __devexit spi_gpio_remove(struct platform_device *pdev)
384{
385 struct spi_gpio *spi_gpio;
386 struct spi_gpio_platform_data *pdata;
387 int status;
388
389 spi_gpio = platform_get_drvdata(pdev);
390 pdata = pdev->dev.platform_data;
391
392 /* stop() unregisters child devices too */
393 status = spi_bitbang_stop(&spi_gpio->bitbang);
394 spi_master_put(spi_gpio->bitbang.master);
395
396 platform_set_drvdata(pdev, NULL);
397
398 if (SPI_MISO_GPIO != SPI_GPIO_NO_MISO)
399 gpio_free(SPI_MISO_GPIO);
400 if (SPI_MOSI_GPIO != SPI_GPIO_NO_MOSI)
401 gpio_free(SPI_MOSI_GPIO);
402 gpio_free(SPI_SCK_GPIO);
403
404 return status;
405}
406
407MODULE_ALIAS("platform:" DRIVER_NAME);
408
409static struct platform_driver spi_gpio_driver = {
410 .driver.name = DRIVER_NAME,
411 .driver.owner = THIS_MODULE,
412 .probe = spi_gpio_probe,
413 .remove = __devexit_p(spi_gpio_remove),
414};
415module_platform_driver(spi_gpio_driver);
416
417MODULE_DESCRIPTION("SPI master driver using generic bitbanged GPIO ");
418MODULE_AUTHOR("David Brownell");
419MODULE_LICENSE("GPL");
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * SPI host driver using generic bitbanged GPIO
4 *
5 * Copyright (C) 2006,2008 David Brownell
6 * Copyright (C) 2017 Linus Walleij
7 */
8#include <linux/gpio/consumer.h>
9#include <linux/kernel.h>
10#include <linux/mod_devicetable.h>
11#include <linux/module.h>
12#include <linux/platform_device.h>
13#include <linux/property.h>
14
15#include <linux/spi/spi.h>
16#include <linux/spi/spi_bitbang.h>
17#include <linux/spi/spi_gpio.h>
18
19/*
20 * This bitbanging SPI host driver should help make systems usable
21 * when a native hardware SPI engine is not available, perhaps because
22 * its driver isn't yet working or because the I/O pins it requires
23 * are used for other purposes.
24 *
25 * platform_device->driver_data ... points to spi_gpio
26 *
27 * spi->controller_state ... reserved for bitbang framework code
28 *
29 * spi->controller->dev.driver_data ... points to spi_gpio->bitbang
30 */
31
32struct spi_gpio {
33 struct spi_bitbang bitbang;
34 struct gpio_desc *sck;
35 struct gpio_desc *miso;
36 struct gpio_desc *mosi;
37 struct gpio_desc **cs_gpios;
38};
39
40/*----------------------------------------------------------------------*/
41
42/*
43 * Because the overhead of going through four GPIO procedure calls
44 * per transferred bit can make performance a problem, this code
45 * is set up so that you can use it in either of two ways:
46 *
47 * - The slow generic way: set up platform_data to hold the GPIO
48 * numbers used for MISO/MOSI/SCK, and issue procedure calls for
49 * each of them. This driver can handle several such busses.
50 *
51 * - The quicker inlined way: only helps with platform GPIO code
52 * that inlines operations for constant GPIOs. This can give
53 * you tight (fast!) inner loops, but each such bus needs a
54 * new driver. You'll define a new C file, with Makefile and
55 * Kconfig support; the C code can be a total of six lines:
56 *
57 * #define DRIVER_NAME "myboard_spi2"
58 * #define SPI_MISO_GPIO 119
59 * #define SPI_MOSI_GPIO 120
60 * #define SPI_SCK_GPIO 121
61 * #define SPI_N_CHIPSEL 4
62 * #include "spi-gpio.c"
63 */
64
65#ifndef DRIVER_NAME
66#define DRIVER_NAME "spi_gpio"
67
68#define GENERIC_BITBANG /* vs tight inlines */
69
70#endif
71
72/*----------------------------------------------------------------------*/
73
74static inline struct spi_gpio *__pure
75spi_to_spi_gpio(const struct spi_device *spi)
76{
77 const struct spi_bitbang *bang;
78 struct spi_gpio *spi_gpio;
79
80 bang = spi_controller_get_devdata(spi->controller);
81 spi_gpio = container_of(bang, struct spi_gpio, bitbang);
82 return spi_gpio;
83}
84
85/* These helpers are in turn called by the bitbang inlines */
86static inline void setsck(const struct spi_device *spi, int is_on)
87{
88 struct spi_gpio *spi_gpio = spi_to_spi_gpio(spi);
89
90 gpiod_set_value_cansleep(spi_gpio->sck, is_on);
91}
92
93static inline void setmosi(const struct spi_device *spi, int is_on)
94{
95 struct spi_gpio *spi_gpio = spi_to_spi_gpio(spi);
96
97 gpiod_set_value_cansleep(spi_gpio->mosi, is_on);
98}
99
100static inline int getmiso(const struct spi_device *spi)
101{
102 struct spi_gpio *spi_gpio = spi_to_spi_gpio(spi);
103
104 if (spi->mode & SPI_3WIRE)
105 return !!gpiod_get_value_cansleep(spi_gpio->mosi);
106 else
107 return !!gpiod_get_value_cansleep(spi_gpio->miso);
108}
109
110/*
111 * NOTE: this clocks "as fast as we can". It "should" be a function of the
112 * requested device clock. Software overhead means we usually have trouble
113 * reaching even one Mbit/sec (except when we can inline bitops), so for now
114 * we'll just assume we never need additional per-bit slowdowns.
115 */
116#define spidelay(nsecs) do {} while (0)
117
118#include "spi-bitbang-txrx.h"
119
120/*
121 * These functions can leverage inline expansion of GPIO calls to shrink
122 * costs for a txrx bit, often by factors of around ten (by instruction
123 * count). That is particularly visible for larger word sizes, but helps
124 * even with default 8-bit words.
125 *
126 * REVISIT overheads calling these functions for each word also have
127 * significant performance costs. Having txrx_bufs() calls that inline
128 * the txrx_word() logic would help performance, e.g. on larger blocks
129 * used with flash storage or MMC/SD. There should also be ways to make
130 * GCC be less stupid about reloading registers inside the I/O loops,
131 * even without inlined GPIO calls; __attribute__((hot)) on GCC 4.3?
132 */
133
134static u32 spi_gpio_txrx_word_mode0(struct spi_device *spi,
135 unsigned nsecs, u32 word, u8 bits, unsigned flags)
136{
137 if (unlikely(spi->mode & SPI_LSB_FIRST))
138 return bitbang_txrx_le_cpha0(spi, nsecs, 0, flags, word, bits);
139 else
140 return bitbang_txrx_be_cpha0(spi, nsecs, 0, flags, word, bits);
141}
142
143static u32 spi_gpio_txrx_word_mode1(struct spi_device *spi,
144 unsigned nsecs, u32 word, u8 bits, unsigned flags)
145{
146 if (unlikely(spi->mode & SPI_LSB_FIRST))
147 return bitbang_txrx_le_cpha1(spi, nsecs, 0, flags, word, bits);
148 else
149 return bitbang_txrx_be_cpha1(spi, nsecs, 0, flags, word, bits);
150}
151
152static u32 spi_gpio_txrx_word_mode2(struct spi_device *spi,
153 unsigned nsecs, u32 word, u8 bits, unsigned flags)
154{
155 if (unlikely(spi->mode & SPI_LSB_FIRST))
156 return bitbang_txrx_le_cpha0(spi, nsecs, 1, flags, word, bits);
157 else
158 return bitbang_txrx_be_cpha0(spi, nsecs, 1, flags, word, bits);
159}
160
161static u32 spi_gpio_txrx_word_mode3(struct spi_device *spi,
162 unsigned nsecs, u32 word, u8 bits, unsigned flags)
163{
164 if (unlikely(spi->mode & SPI_LSB_FIRST))
165 return bitbang_txrx_le_cpha1(spi, nsecs, 1, flags, word, bits);
166 else
167 return bitbang_txrx_be_cpha1(spi, nsecs, 1, flags, word, bits);
168}
169
170/*
171 * These functions do not call setmosi or getmiso if respective flag
172 * (SPI_CONTROLLER_NO_RX or SPI_CONTROLLER_NO_TX) is set, so they are safe to
173 * call when such pin is not present or defined in the controller.
174 * A separate set of callbacks is defined to get highest possible
175 * speed in the generic case (when both MISO and MOSI lines are
176 * available), as optimiser will remove the checks when argument is
177 * constant.
178 */
179
180static u32 spi_gpio_spec_txrx_word_mode0(struct spi_device *spi,
181 unsigned nsecs, u32 word, u8 bits, unsigned flags)
182{
183 flags = spi->controller->flags;
184 if (unlikely(spi->mode & SPI_LSB_FIRST))
185 return bitbang_txrx_le_cpha0(spi, nsecs, 0, flags, word, bits);
186 else
187 return bitbang_txrx_be_cpha0(spi, nsecs, 0, flags, word, bits);
188}
189
190static u32 spi_gpio_spec_txrx_word_mode1(struct spi_device *spi,
191 unsigned nsecs, u32 word, u8 bits, unsigned flags)
192{
193 flags = spi->controller->flags;
194 if (unlikely(spi->mode & SPI_LSB_FIRST))
195 return bitbang_txrx_le_cpha1(spi, nsecs, 0, flags, word, bits);
196 else
197 return bitbang_txrx_be_cpha1(spi, nsecs, 0, flags, word, bits);
198}
199
200static u32 spi_gpio_spec_txrx_word_mode2(struct spi_device *spi,
201 unsigned nsecs, u32 word, u8 bits, unsigned flags)
202{
203 flags = spi->controller->flags;
204 if (unlikely(spi->mode & SPI_LSB_FIRST))
205 return bitbang_txrx_le_cpha0(spi, nsecs, 1, flags, word, bits);
206 else
207 return bitbang_txrx_be_cpha0(spi, nsecs, 1, flags, word, bits);
208}
209
210static u32 spi_gpio_spec_txrx_word_mode3(struct spi_device *spi,
211 unsigned nsecs, u32 word, u8 bits, unsigned flags)
212{
213 flags = spi->controller->flags;
214 if (unlikely(spi->mode & SPI_LSB_FIRST))
215 return bitbang_txrx_le_cpha1(spi, nsecs, 1, flags, word, bits);
216 else
217 return bitbang_txrx_be_cpha1(spi, nsecs, 1, flags, word, bits);
218}
219
220/*----------------------------------------------------------------------*/
221
222static void spi_gpio_chipselect(struct spi_device *spi, int is_active)
223{
224 struct spi_gpio *spi_gpio = spi_to_spi_gpio(spi);
225
226 /* set initial clock line level */
227 if (is_active)
228 gpiod_set_value_cansleep(spi_gpio->sck, spi->mode & SPI_CPOL);
229
230 /* Drive chip select line, if we have one */
231 if (spi_gpio->cs_gpios) {
232 struct gpio_desc *cs = spi_gpio->cs_gpios[spi_get_chipselect(spi, 0)];
233
234 /* SPI chip selects are normally active-low */
235 gpiod_set_value_cansleep(cs, (spi->mode & SPI_CS_HIGH) ? is_active : !is_active);
236 }
237}
238
239static void spi_gpio_set_mosi_idle(struct spi_device *spi)
240{
241 struct spi_gpio *spi_gpio = spi_to_spi_gpio(spi);
242
243 gpiod_set_value_cansleep(spi_gpio->mosi,
244 !!(spi->mode & SPI_MOSI_IDLE_HIGH));
245}
246
247static int spi_gpio_setup(struct spi_device *spi)
248{
249 struct gpio_desc *cs;
250 struct spi_gpio *spi_gpio = spi_to_spi_gpio(spi);
251 int ret;
252
253 /*
254 * The CS GPIOs have already been
255 * initialized from the descriptor lookup.
256 */
257 if (spi_gpio->cs_gpios) {
258 cs = spi_gpio->cs_gpios[spi_get_chipselect(spi, 0)];
259 if (!spi->controller_state && cs) {
260 ret = gpiod_direction_output(cs, !(spi->mode & SPI_CS_HIGH));
261 if (ret)
262 return ret;
263 }
264 }
265
266 return spi_bitbang_setup(spi);
267}
268
269static int spi_gpio_set_direction(struct spi_device *spi, bool output)
270{
271 struct spi_gpio *spi_gpio = spi_to_spi_gpio(spi);
272 int ret;
273
274 if (output)
275 return gpiod_direction_output(spi_gpio->mosi, 1);
276
277 /*
278 * Only change MOSI to an input if using 3WIRE mode.
279 * Otherwise, MOSI could be left floating if there is
280 * no pull resistor connected to the I/O pin, or could
281 * be left logic high if there is a pull-up. Transmitting
282 * logic high when only clocking MISO data in can put some
283 * SPI devices in to a bad state.
284 */
285 if (spi->mode & SPI_3WIRE) {
286 ret = gpiod_direction_input(spi_gpio->mosi);
287 if (ret)
288 return ret;
289 }
290 /*
291 * Send a turnaround high impedance cycle when switching
292 * from output to input. Theoretically there should be
293 * a clock delay here, but as has been noted above, the
294 * nsec delay function for bit-banged GPIO is simply
295 * {} because bit-banging just doesn't get fast enough
296 * anyway.
297 */
298 if (spi->mode & SPI_3WIRE_HIZ) {
299 gpiod_set_value_cansleep(spi_gpio->sck,
300 !(spi->mode & SPI_CPOL));
301 gpiod_set_value_cansleep(spi_gpio->sck,
302 !!(spi->mode & SPI_CPOL));
303 }
304 return 0;
305}
306
307static void spi_gpio_cleanup(struct spi_device *spi)
308{
309 spi_bitbang_cleanup(spi);
310}
311
312/*
313 * It can be convenient to use this driver with pins that have alternate
314 * functions associated with a "native" SPI controller if a driver for that
315 * controller is not available, or is missing important functionality.
316 *
317 * On platforms which can do so, configure MISO with a weak pullup unless
318 * there's an external pullup on that signal. That saves power by avoiding
319 * floating signals. (A weak pulldown would save power too, but many
320 * drivers expect to see all-ones data as the no target "response".)
321 */
322static int spi_gpio_request(struct device *dev, struct spi_gpio *spi_gpio)
323{
324 spi_gpio->mosi = devm_gpiod_get_optional(dev, "mosi", GPIOD_OUT_LOW);
325 if (IS_ERR(spi_gpio->mosi))
326 return PTR_ERR(spi_gpio->mosi);
327
328 spi_gpio->miso = devm_gpiod_get_optional(dev, "miso", GPIOD_IN);
329 if (IS_ERR(spi_gpio->miso))
330 return PTR_ERR(spi_gpio->miso);
331
332 spi_gpio->sck = devm_gpiod_get(dev, "sck", GPIOD_OUT_LOW);
333 return PTR_ERR_OR_ZERO(spi_gpio->sck);
334}
335
336static int spi_gpio_probe_pdata(struct platform_device *pdev,
337 struct spi_controller *host)
338{
339 struct device *dev = &pdev->dev;
340 struct spi_gpio_platform_data *pdata = dev_get_platdata(dev);
341 struct spi_gpio *spi_gpio = spi_controller_get_devdata(host);
342 int i;
343
344#ifdef GENERIC_BITBANG
345 if (!pdata || !pdata->num_chipselect)
346 return -ENODEV;
347#endif
348 /*
349 * The host needs to think there is a chipselect even if not
350 * connected
351 */
352 host->num_chipselect = pdata->num_chipselect ?: 1;
353
354 spi_gpio->cs_gpios = devm_kcalloc(dev, host->num_chipselect,
355 sizeof(*spi_gpio->cs_gpios),
356 GFP_KERNEL);
357 if (!spi_gpio->cs_gpios)
358 return -ENOMEM;
359
360 for (i = 0; i < host->num_chipselect; i++) {
361 spi_gpio->cs_gpios[i] = devm_gpiod_get_index(dev, "cs", i,
362 GPIOD_OUT_HIGH);
363 if (IS_ERR(spi_gpio->cs_gpios[i]))
364 return PTR_ERR(spi_gpio->cs_gpios[i]);
365 }
366
367 return 0;
368}
369
370static int spi_gpio_probe(struct platform_device *pdev)
371{
372 int status;
373 struct spi_controller *host;
374 struct spi_gpio *spi_gpio;
375 struct device *dev = &pdev->dev;
376 struct fwnode_handle *fwnode = dev_fwnode(dev);
377 struct spi_bitbang *bb;
378
379 host = devm_spi_alloc_host(dev, sizeof(*spi_gpio));
380 if (!host)
381 return -ENOMEM;
382
383 if (fwnode) {
384 device_set_node(&host->dev, fwnode);
385 host->use_gpio_descriptors = true;
386 } else {
387 status = spi_gpio_probe_pdata(pdev, host);
388 if (status)
389 return status;
390 }
391
392 spi_gpio = spi_controller_get_devdata(host);
393
394 status = spi_gpio_request(dev, spi_gpio);
395 if (status)
396 return status;
397
398 host->bits_per_word_mask = SPI_BPW_RANGE_MASK(1, 32);
399 host->mode_bits = SPI_3WIRE | SPI_3WIRE_HIZ | SPI_CPHA | SPI_CPOL |
400 SPI_CS_HIGH | SPI_LSB_FIRST | SPI_MOSI_IDLE_LOW |
401 SPI_MOSI_IDLE_HIGH;
402 if (!spi_gpio->mosi) {
403 /* HW configuration without MOSI pin
404 *
405 * No setting SPI_CONTROLLER_NO_RX here - if there is only
406 * a MOSI pin connected the host can still do RX by
407 * changing the direction of the line.
408 */
409 host->flags = SPI_CONTROLLER_NO_TX;
410 }
411
412 host->bus_num = pdev->id;
413 host->setup = spi_gpio_setup;
414 host->cleanup = spi_gpio_cleanup;
415
416 bb = &spi_gpio->bitbang;
417 bb->ctlr = host;
418 /*
419 * There is some additional business, apart from driving the CS GPIO
420 * line, that we need to do on selection. This makes the local
421 * callback for chipselect always get called.
422 */
423 host->flags |= SPI_CONTROLLER_GPIO_SS;
424 bb->chipselect = spi_gpio_chipselect;
425 bb->set_line_direction = spi_gpio_set_direction;
426 bb->set_mosi_idle = spi_gpio_set_mosi_idle;
427
428 if (host->flags & SPI_CONTROLLER_NO_TX) {
429 bb->txrx_word[SPI_MODE_0] = spi_gpio_spec_txrx_word_mode0;
430 bb->txrx_word[SPI_MODE_1] = spi_gpio_spec_txrx_word_mode1;
431 bb->txrx_word[SPI_MODE_2] = spi_gpio_spec_txrx_word_mode2;
432 bb->txrx_word[SPI_MODE_3] = spi_gpio_spec_txrx_word_mode3;
433 } else {
434 bb->txrx_word[SPI_MODE_0] = spi_gpio_txrx_word_mode0;
435 bb->txrx_word[SPI_MODE_1] = spi_gpio_txrx_word_mode1;
436 bb->txrx_word[SPI_MODE_2] = spi_gpio_txrx_word_mode2;
437 bb->txrx_word[SPI_MODE_3] = spi_gpio_txrx_word_mode3;
438 }
439 bb->setup_transfer = spi_bitbang_setup_transfer;
440
441 status = spi_bitbang_init(&spi_gpio->bitbang);
442 if (status)
443 return status;
444
445 return devm_spi_register_controller(&pdev->dev, host);
446}
447
448MODULE_ALIAS("platform:" DRIVER_NAME);
449
450static const struct of_device_id spi_gpio_dt_ids[] = {
451 { .compatible = "spi-gpio" },
452 {}
453};
454MODULE_DEVICE_TABLE(of, spi_gpio_dt_ids);
455
456static struct platform_driver spi_gpio_driver = {
457 .driver = {
458 .name = DRIVER_NAME,
459 .of_match_table = spi_gpio_dt_ids,
460 },
461 .probe = spi_gpio_probe,
462};
463module_platform_driver(spi_gpio_driver);
464
465MODULE_DESCRIPTION("SPI host driver using generic bitbanged GPIO ");
466MODULE_AUTHOR("David Brownell");
467MODULE_LICENSE("GPL");