Loading...
1/*
2 * Copyright (C) 1991, 1992 Linus Torvalds
3 * Copyright (C) 2000, 2001, 2002 Andi Kleen, SuSE Labs
4 *
5 * Pentium III FXSR, SSE support
6 * Gareth Hughes <gareth@valinux.com>, May 2000
7 */
8
9/*
10 * Handle hardware traps and faults.
11 */
12#include <linux/interrupt.h>
13#include <linux/kallsyms.h>
14#include <linux/spinlock.h>
15#include <linux/kprobes.h>
16#include <linux/uaccess.h>
17#include <linux/kdebug.h>
18#include <linux/kgdb.h>
19#include <linux/kernel.h>
20#include <linux/module.h>
21#include <linux/ptrace.h>
22#include <linux/string.h>
23#include <linux/delay.h>
24#include <linux/errno.h>
25#include <linux/kexec.h>
26#include <linux/sched.h>
27#include <linux/timer.h>
28#include <linux/init.h>
29#include <linux/bug.h>
30#include <linux/nmi.h>
31#include <linux/mm.h>
32#include <linux/smp.h>
33#include <linux/io.h>
34
35#ifdef CONFIG_EISA
36#include <linux/ioport.h>
37#include <linux/eisa.h>
38#endif
39
40#if defined(CONFIG_EDAC)
41#include <linux/edac.h>
42#endif
43
44#include <asm/kmemcheck.h>
45#include <asm/stacktrace.h>
46#include <asm/processor.h>
47#include <asm/debugreg.h>
48#include <linux/atomic.h>
49#include <asm/ftrace.h>
50#include <asm/traps.h>
51#include <asm/desc.h>
52#include <asm/i387.h>
53#include <asm/fpu-internal.h>
54#include <asm/mce.h>
55
56#include <asm/mach_traps.h>
57
58#ifdef CONFIG_X86_64
59#include <asm/x86_init.h>
60#include <asm/pgalloc.h>
61#include <asm/proto.h>
62#else
63#include <asm/processor-flags.h>
64#include <asm/setup.h>
65
66asmlinkage int system_call(void);
67
68/* Do we ignore FPU interrupts ? */
69char ignore_fpu_irq;
70
71/*
72 * The IDT has to be page-aligned to simplify the Pentium
73 * F0 0F bug workaround.
74 */
75gate_desc idt_table[NR_VECTORS] __page_aligned_data = { { { { 0, 0 } } }, };
76#endif
77
78DECLARE_BITMAP(used_vectors, NR_VECTORS);
79EXPORT_SYMBOL_GPL(used_vectors);
80
81static inline void conditional_sti(struct pt_regs *regs)
82{
83 if (regs->flags & X86_EFLAGS_IF)
84 local_irq_enable();
85}
86
87static inline void preempt_conditional_sti(struct pt_regs *regs)
88{
89 inc_preempt_count();
90 if (regs->flags & X86_EFLAGS_IF)
91 local_irq_enable();
92}
93
94static inline void conditional_cli(struct pt_regs *regs)
95{
96 if (regs->flags & X86_EFLAGS_IF)
97 local_irq_disable();
98}
99
100static inline void preempt_conditional_cli(struct pt_regs *regs)
101{
102 if (regs->flags & X86_EFLAGS_IF)
103 local_irq_disable();
104 dec_preempt_count();
105}
106
107static void __kprobes
108do_trap(int trapnr, int signr, char *str, struct pt_regs *regs,
109 long error_code, siginfo_t *info)
110{
111 struct task_struct *tsk = current;
112
113#ifdef CONFIG_X86_32
114 if (regs->flags & X86_VM_MASK) {
115 /*
116 * traps 0, 1, 3, 4, and 5 should be forwarded to vm86.
117 * On nmi (interrupt 2), do_trap should not be called.
118 */
119 if (trapnr < X86_TRAP_UD)
120 goto vm86_trap;
121 goto trap_signal;
122 }
123#endif
124
125 if (!user_mode(regs))
126 goto kernel_trap;
127
128#ifdef CONFIG_X86_32
129trap_signal:
130#endif
131 /*
132 * We want error_code and trap_nr set for userspace faults and
133 * kernelspace faults which result in die(), but not
134 * kernelspace faults which are fixed up. die() gives the
135 * process no chance to handle the signal and notice the
136 * kernel fault information, so that won't result in polluting
137 * the information about previously queued, but not yet
138 * delivered, faults. See also do_general_protection below.
139 */
140 tsk->thread.error_code = error_code;
141 tsk->thread.trap_nr = trapnr;
142
143#ifdef CONFIG_X86_64
144 if (show_unhandled_signals && unhandled_signal(tsk, signr) &&
145 printk_ratelimit()) {
146 printk(KERN_INFO
147 "%s[%d] trap %s ip:%lx sp:%lx error:%lx",
148 tsk->comm, tsk->pid, str,
149 regs->ip, regs->sp, error_code);
150 print_vma_addr(" in ", regs->ip);
151 printk("\n");
152 }
153#endif
154
155 if (info)
156 force_sig_info(signr, info, tsk);
157 else
158 force_sig(signr, tsk);
159 return;
160
161kernel_trap:
162 if (!fixup_exception(regs)) {
163 tsk->thread.error_code = error_code;
164 tsk->thread.trap_nr = trapnr;
165 die(str, regs, error_code);
166 }
167 return;
168
169#ifdef CONFIG_X86_32
170vm86_trap:
171 if (handle_vm86_trap((struct kernel_vm86_regs *) regs,
172 error_code, trapnr))
173 goto trap_signal;
174 return;
175#endif
176}
177
178#define DO_ERROR(trapnr, signr, str, name) \
179dotraplinkage void do_##name(struct pt_regs *regs, long error_code) \
180{ \
181 if (notify_die(DIE_TRAP, str, regs, error_code, trapnr, signr) \
182 == NOTIFY_STOP) \
183 return; \
184 conditional_sti(regs); \
185 do_trap(trapnr, signr, str, regs, error_code, NULL); \
186}
187
188#define DO_ERROR_INFO(trapnr, signr, str, name, sicode, siaddr) \
189dotraplinkage void do_##name(struct pt_regs *regs, long error_code) \
190{ \
191 siginfo_t info; \
192 info.si_signo = signr; \
193 info.si_errno = 0; \
194 info.si_code = sicode; \
195 info.si_addr = (void __user *)siaddr; \
196 if (notify_die(DIE_TRAP, str, regs, error_code, trapnr, signr) \
197 == NOTIFY_STOP) \
198 return; \
199 conditional_sti(regs); \
200 do_trap(trapnr, signr, str, regs, error_code, &info); \
201}
202
203DO_ERROR_INFO(X86_TRAP_DE, SIGFPE, "divide error", divide_error, FPE_INTDIV,
204 regs->ip)
205DO_ERROR(X86_TRAP_OF, SIGSEGV, "overflow", overflow)
206DO_ERROR(X86_TRAP_BR, SIGSEGV, "bounds", bounds)
207DO_ERROR_INFO(X86_TRAP_UD, SIGILL, "invalid opcode", invalid_op, ILL_ILLOPN,
208 regs->ip)
209DO_ERROR(X86_TRAP_OLD_MF, SIGFPE, "coprocessor segment overrun",
210 coprocessor_segment_overrun)
211DO_ERROR(X86_TRAP_TS, SIGSEGV, "invalid TSS", invalid_TSS)
212DO_ERROR(X86_TRAP_NP, SIGBUS, "segment not present", segment_not_present)
213#ifdef CONFIG_X86_32
214DO_ERROR(X86_TRAP_SS, SIGBUS, "stack segment", stack_segment)
215#endif
216DO_ERROR_INFO(X86_TRAP_AC, SIGBUS, "alignment check", alignment_check,
217 BUS_ADRALN, 0)
218
219#ifdef CONFIG_X86_64
220/* Runs on IST stack */
221dotraplinkage void do_stack_segment(struct pt_regs *regs, long error_code)
222{
223 if (notify_die(DIE_TRAP, "stack segment", regs, error_code,
224 X86_TRAP_SS, SIGBUS) == NOTIFY_STOP)
225 return;
226 preempt_conditional_sti(regs);
227 do_trap(X86_TRAP_SS, SIGBUS, "stack segment", regs, error_code, NULL);
228 preempt_conditional_cli(regs);
229}
230
231dotraplinkage void do_double_fault(struct pt_regs *regs, long error_code)
232{
233 static const char str[] = "double fault";
234 struct task_struct *tsk = current;
235
236 /* Return not checked because double check cannot be ignored */
237 notify_die(DIE_TRAP, str, regs, error_code, X86_TRAP_DF, SIGSEGV);
238
239 tsk->thread.error_code = error_code;
240 tsk->thread.trap_nr = X86_TRAP_DF;
241
242 /*
243 * This is always a kernel trap and never fixable (and thus must
244 * never return).
245 */
246 for (;;)
247 die(str, regs, error_code);
248}
249#endif
250
251dotraplinkage void __kprobes
252do_general_protection(struct pt_regs *regs, long error_code)
253{
254 struct task_struct *tsk;
255
256 conditional_sti(regs);
257
258#ifdef CONFIG_X86_32
259 if (regs->flags & X86_VM_MASK)
260 goto gp_in_vm86;
261#endif
262
263 tsk = current;
264 if (!user_mode(regs))
265 goto gp_in_kernel;
266
267 tsk->thread.error_code = error_code;
268 tsk->thread.trap_nr = X86_TRAP_GP;
269
270 if (show_unhandled_signals && unhandled_signal(tsk, SIGSEGV) &&
271 printk_ratelimit()) {
272 printk(KERN_INFO
273 "%s[%d] general protection ip:%lx sp:%lx error:%lx",
274 tsk->comm, task_pid_nr(tsk),
275 regs->ip, regs->sp, error_code);
276 print_vma_addr(" in ", regs->ip);
277 printk("\n");
278 }
279
280 force_sig(SIGSEGV, tsk);
281 return;
282
283#ifdef CONFIG_X86_32
284gp_in_vm86:
285 local_irq_enable();
286 handle_vm86_fault((struct kernel_vm86_regs *) regs, error_code);
287 return;
288#endif
289
290gp_in_kernel:
291 if (fixup_exception(regs))
292 return;
293
294 tsk->thread.error_code = error_code;
295 tsk->thread.trap_nr = X86_TRAP_GP;
296 if (notify_die(DIE_GPF, "general protection fault", regs, error_code,
297 X86_TRAP_GP, SIGSEGV) == NOTIFY_STOP)
298 return;
299 die("general protection fault", regs, error_code);
300}
301
302/* May run on IST stack. */
303dotraplinkage void __kprobes notrace do_int3(struct pt_regs *regs, long error_code)
304{
305#ifdef CONFIG_DYNAMIC_FTRACE
306 /*
307 * ftrace must be first, everything else may cause a recursive crash.
308 * See note by declaration of modifying_ftrace_code in ftrace.c
309 */
310 if (unlikely(atomic_read(&modifying_ftrace_code)) &&
311 ftrace_int3_handler(regs))
312 return;
313#endif
314#ifdef CONFIG_KGDB_LOW_LEVEL_TRAP
315 if (kgdb_ll_trap(DIE_INT3, "int3", regs, error_code, X86_TRAP_BP,
316 SIGTRAP) == NOTIFY_STOP)
317 return;
318#endif /* CONFIG_KGDB_LOW_LEVEL_TRAP */
319
320 if (notify_die(DIE_INT3, "int3", regs, error_code, X86_TRAP_BP,
321 SIGTRAP) == NOTIFY_STOP)
322 return;
323
324 /*
325 * Let others (NMI) know that the debug stack is in use
326 * as we may switch to the interrupt stack.
327 */
328 debug_stack_usage_inc();
329 preempt_conditional_sti(regs);
330 do_trap(X86_TRAP_BP, SIGTRAP, "int3", regs, error_code, NULL);
331 preempt_conditional_cli(regs);
332 debug_stack_usage_dec();
333}
334
335#ifdef CONFIG_X86_64
336/*
337 * Help handler running on IST stack to switch back to user stack
338 * for scheduling or signal handling. The actual stack switch is done in
339 * entry.S
340 */
341asmlinkage __kprobes struct pt_regs *sync_regs(struct pt_regs *eregs)
342{
343 struct pt_regs *regs = eregs;
344 /* Did already sync */
345 if (eregs == (struct pt_regs *)eregs->sp)
346 ;
347 /* Exception from user space */
348 else if (user_mode(eregs))
349 regs = task_pt_regs(current);
350 /*
351 * Exception from kernel and interrupts are enabled. Move to
352 * kernel process stack.
353 */
354 else if (eregs->flags & X86_EFLAGS_IF)
355 regs = (struct pt_regs *)(eregs->sp -= sizeof(struct pt_regs));
356 if (eregs != regs)
357 *regs = *eregs;
358 return regs;
359}
360#endif
361
362/*
363 * Our handling of the processor debug registers is non-trivial.
364 * We do not clear them on entry and exit from the kernel. Therefore
365 * it is possible to get a watchpoint trap here from inside the kernel.
366 * However, the code in ./ptrace.c has ensured that the user can
367 * only set watchpoints on userspace addresses. Therefore the in-kernel
368 * watchpoint trap can only occur in code which is reading/writing
369 * from user space. Such code must not hold kernel locks (since it
370 * can equally take a page fault), therefore it is safe to call
371 * force_sig_info even though that claims and releases locks.
372 *
373 * Code in ./signal.c ensures that the debug control register
374 * is restored before we deliver any signal, and therefore that
375 * user code runs with the correct debug control register even though
376 * we clear it here.
377 *
378 * Being careful here means that we don't have to be as careful in a
379 * lot of more complicated places (task switching can be a bit lazy
380 * about restoring all the debug state, and ptrace doesn't have to
381 * find every occurrence of the TF bit that could be saved away even
382 * by user code)
383 *
384 * May run on IST stack.
385 */
386dotraplinkage void __kprobes do_debug(struct pt_regs *regs, long error_code)
387{
388 struct task_struct *tsk = current;
389 int user_icebp = 0;
390 unsigned long dr6;
391 int si_code;
392
393 get_debugreg(dr6, 6);
394
395 /* Filter out all the reserved bits which are preset to 1 */
396 dr6 &= ~DR6_RESERVED;
397
398 /*
399 * If dr6 has no reason to give us about the origin of this trap,
400 * then it's very likely the result of an icebp/int01 trap.
401 * User wants a sigtrap for that.
402 */
403 if (!dr6 && user_mode(regs))
404 user_icebp = 1;
405
406 /* Catch kmemcheck conditions first of all! */
407 if ((dr6 & DR_STEP) && kmemcheck_trap(regs))
408 return;
409
410 /* DR6 may or may not be cleared by the CPU */
411 set_debugreg(0, 6);
412
413 /*
414 * The processor cleared BTF, so don't mark that we need it set.
415 */
416 clear_tsk_thread_flag(tsk, TIF_BLOCKSTEP);
417
418 /* Store the virtualized DR6 value */
419 tsk->thread.debugreg6 = dr6;
420
421 if (notify_die(DIE_DEBUG, "debug", regs, PTR_ERR(&dr6), error_code,
422 SIGTRAP) == NOTIFY_STOP)
423 return;
424
425 /*
426 * Let others (NMI) know that the debug stack is in use
427 * as we may switch to the interrupt stack.
428 */
429 debug_stack_usage_inc();
430
431 /* It's safe to allow irq's after DR6 has been saved */
432 preempt_conditional_sti(regs);
433
434 if (regs->flags & X86_VM_MASK) {
435 handle_vm86_trap((struct kernel_vm86_regs *) regs, error_code,
436 X86_TRAP_DB);
437 preempt_conditional_cli(regs);
438 debug_stack_usage_dec();
439 return;
440 }
441
442 /*
443 * Single-stepping through system calls: ignore any exceptions in
444 * kernel space, but re-enable TF when returning to user mode.
445 *
446 * We already checked v86 mode above, so we can check for kernel mode
447 * by just checking the CPL of CS.
448 */
449 if ((dr6 & DR_STEP) && !user_mode(regs)) {
450 tsk->thread.debugreg6 &= ~DR_STEP;
451 set_tsk_thread_flag(tsk, TIF_SINGLESTEP);
452 regs->flags &= ~X86_EFLAGS_TF;
453 }
454 si_code = get_si_code(tsk->thread.debugreg6);
455 if (tsk->thread.debugreg6 & (DR_STEP | DR_TRAP_BITS) || user_icebp)
456 send_sigtrap(tsk, regs, error_code, si_code);
457 preempt_conditional_cli(regs);
458 debug_stack_usage_dec();
459
460 return;
461}
462
463/*
464 * Note that we play around with the 'TS' bit in an attempt to get
465 * the correct behaviour even in the presence of the asynchronous
466 * IRQ13 behaviour
467 */
468void math_error(struct pt_regs *regs, int error_code, int trapnr)
469{
470 struct task_struct *task = current;
471 siginfo_t info;
472 unsigned short err;
473 char *str = (trapnr == X86_TRAP_MF) ? "fpu exception" :
474 "simd exception";
475
476 if (notify_die(DIE_TRAP, str, regs, error_code, trapnr, SIGFPE) == NOTIFY_STOP)
477 return;
478 conditional_sti(regs);
479
480 if (!user_mode_vm(regs))
481 {
482 if (!fixup_exception(regs)) {
483 task->thread.error_code = error_code;
484 task->thread.trap_nr = trapnr;
485 die(str, regs, error_code);
486 }
487 return;
488 }
489
490 /*
491 * Save the info for the exception handler and clear the error.
492 */
493 save_init_fpu(task);
494 task->thread.trap_nr = trapnr;
495 task->thread.error_code = error_code;
496 info.si_signo = SIGFPE;
497 info.si_errno = 0;
498 info.si_addr = (void __user *)regs->ip;
499 if (trapnr == X86_TRAP_MF) {
500 unsigned short cwd, swd;
501 /*
502 * (~cwd & swd) will mask out exceptions that are not set to unmasked
503 * status. 0x3f is the exception bits in these regs, 0x200 is the
504 * C1 reg you need in case of a stack fault, 0x040 is the stack
505 * fault bit. We should only be taking one exception at a time,
506 * so if this combination doesn't produce any single exception,
507 * then we have a bad program that isn't synchronizing its FPU usage
508 * and it will suffer the consequences since we won't be able to
509 * fully reproduce the context of the exception
510 */
511 cwd = get_fpu_cwd(task);
512 swd = get_fpu_swd(task);
513
514 err = swd & ~cwd;
515 } else {
516 /*
517 * The SIMD FPU exceptions are handled a little differently, as there
518 * is only a single status/control register. Thus, to determine which
519 * unmasked exception was caught we must mask the exception mask bits
520 * at 0x1f80, and then use these to mask the exception bits at 0x3f.
521 */
522 unsigned short mxcsr = get_fpu_mxcsr(task);
523 err = ~(mxcsr >> 7) & mxcsr;
524 }
525
526 if (err & 0x001) { /* Invalid op */
527 /*
528 * swd & 0x240 == 0x040: Stack Underflow
529 * swd & 0x240 == 0x240: Stack Overflow
530 * User must clear the SF bit (0x40) if set
531 */
532 info.si_code = FPE_FLTINV;
533 } else if (err & 0x004) { /* Divide by Zero */
534 info.si_code = FPE_FLTDIV;
535 } else if (err & 0x008) { /* Overflow */
536 info.si_code = FPE_FLTOVF;
537 } else if (err & 0x012) { /* Denormal, Underflow */
538 info.si_code = FPE_FLTUND;
539 } else if (err & 0x020) { /* Precision */
540 info.si_code = FPE_FLTRES;
541 } else {
542 /*
543 * If we're using IRQ 13, or supposedly even some trap
544 * X86_TRAP_MF implementations, it's possible
545 * we get a spurious trap, which is not an error.
546 */
547 return;
548 }
549 force_sig_info(SIGFPE, &info, task);
550}
551
552dotraplinkage void do_coprocessor_error(struct pt_regs *regs, long error_code)
553{
554#ifdef CONFIG_X86_32
555 ignore_fpu_irq = 1;
556#endif
557
558 math_error(regs, error_code, X86_TRAP_MF);
559}
560
561dotraplinkage void
562do_simd_coprocessor_error(struct pt_regs *regs, long error_code)
563{
564 math_error(regs, error_code, X86_TRAP_XF);
565}
566
567dotraplinkage void
568do_spurious_interrupt_bug(struct pt_regs *regs, long error_code)
569{
570 conditional_sti(regs);
571#if 0
572 /* No need to warn about this any longer. */
573 printk(KERN_INFO "Ignoring P6 Local APIC Spurious Interrupt Bug...\n");
574#endif
575}
576
577asmlinkage void __attribute__((weak)) smp_thermal_interrupt(void)
578{
579}
580
581asmlinkage void __attribute__((weak)) smp_threshold_interrupt(void)
582{
583}
584
585/*
586 * 'math_state_restore()' saves the current math information in the
587 * old math state array, and gets the new ones from the current task
588 *
589 * Careful.. There are problems with IBM-designed IRQ13 behaviour.
590 * Don't touch unless you *really* know how it works.
591 *
592 * Must be called with kernel preemption disabled (eg with local
593 * local interrupts as in the case of do_device_not_available).
594 */
595void math_state_restore(void)
596{
597 struct task_struct *tsk = current;
598
599 if (!tsk_used_math(tsk)) {
600 local_irq_enable();
601 /*
602 * does a slab alloc which can sleep
603 */
604 if (init_fpu(tsk)) {
605 /*
606 * ran out of memory!
607 */
608 do_group_exit(SIGKILL);
609 return;
610 }
611 local_irq_disable();
612 }
613
614 __thread_fpu_begin(tsk);
615 /*
616 * Paranoid restore. send a SIGSEGV if we fail to restore the state.
617 */
618 if (unlikely(restore_fpu_checking(tsk))) {
619 __thread_fpu_end(tsk);
620 force_sig(SIGSEGV, tsk);
621 return;
622 }
623
624 tsk->fpu_counter++;
625}
626EXPORT_SYMBOL_GPL(math_state_restore);
627
628dotraplinkage void __kprobes
629do_device_not_available(struct pt_regs *regs, long error_code)
630{
631#ifdef CONFIG_MATH_EMULATION
632 if (read_cr0() & X86_CR0_EM) {
633 struct math_emu_info info = { };
634
635 conditional_sti(regs);
636
637 info.regs = regs;
638 math_emulate(&info);
639 return;
640 }
641#endif
642 math_state_restore(); /* interrupts still off */
643#ifdef CONFIG_X86_32
644 conditional_sti(regs);
645#endif
646}
647
648#ifdef CONFIG_X86_32
649dotraplinkage void do_iret_error(struct pt_regs *regs, long error_code)
650{
651 siginfo_t info;
652 local_irq_enable();
653
654 info.si_signo = SIGILL;
655 info.si_errno = 0;
656 info.si_code = ILL_BADSTK;
657 info.si_addr = NULL;
658 if (notify_die(DIE_TRAP, "iret exception", regs, error_code,
659 X86_TRAP_IRET, SIGILL) == NOTIFY_STOP)
660 return;
661 do_trap(X86_TRAP_IRET, SIGILL, "iret exception", regs, error_code,
662 &info);
663}
664#endif
665
666/* Set of traps needed for early debugging. */
667void __init early_trap_init(void)
668{
669 set_intr_gate_ist(X86_TRAP_DB, &debug, DEBUG_STACK);
670 /* int3 can be called from all */
671 set_system_intr_gate_ist(X86_TRAP_BP, &int3, DEBUG_STACK);
672 set_intr_gate(X86_TRAP_PF, &page_fault);
673 load_idt(&idt_descr);
674}
675
676void __init trap_init(void)
677{
678 int i;
679
680#ifdef CONFIG_EISA
681 void __iomem *p = early_ioremap(0x0FFFD9, 4);
682
683 if (readl(p) == 'E' + ('I'<<8) + ('S'<<16) + ('A'<<24))
684 EISA_bus = 1;
685 early_iounmap(p, 4);
686#endif
687
688 set_intr_gate(X86_TRAP_DE, ÷_error);
689 set_intr_gate_ist(X86_TRAP_NMI, &nmi, NMI_STACK);
690 /* int4 can be called from all */
691 set_system_intr_gate(X86_TRAP_OF, &overflow);
692 set_intr_gate(X86_TRAP_BR, &bounds);
693 set_intr_gate(X86_TRAP_UD, &invalid_op);
694 set_intr_gate(X86_TRAP_NM, &device_not_available);
695#ifdef CONFIG_X86_32
696 set_task_gate(X86_TRAP_DF, GDT_ENTRY_DOUBLEFAULT_TSS);
697#else
698 set_intr_gate_ist(X86_TRAP_DF, &double_fault, DOUBLEFAULT_STACK);
699#endif
700 set_intr_gate(X86_TRAP_OLD_MF, &coprocessor_segment_overrun);
701 set_intr_gate(X86_TRAP_TS, &invalid_TSS);
702 set_intr_gate(X86_TRAP_NP, &segment_not_present);
703 set_intr_gate_ist(X86_TRAP_SS, &stack_segment, STACKFAULT_STACK);
704 set_intr_gate(X86_TRAP_GP, &general_protection);
705 set_intr_gate(X86_TRAP_SPURIOUS, &spurious_interrupt_bug);
706 set_intr_gate(X86_TRAP_MF, &coprocessor_error);
707 set_intr_gate(X86_TRAP_AC, &alignment_check);
708#ifdef CONFIG_X86_MCE
709 set_intr_gate_ist(X86_TRAP_MC, &machine_check, MCE_STACK);
710#endif
711 set_intr_gate(X86_TRAP_XF, &simd_coprocessor_error);
712
713 /* Reserve all the builtin and the syscall vector: */
714 for (i = 0; i < FIRST_EXTERNAL_VECTOR; i++)
715 set_bit(i, used_vectors);
716
717#ifdef CONFIG_IA32_EMULATION
718 set_system_intr_gate(IA32_SYSCALL_VECTOR, ia32_syscall);
719 set_bit(IA32_SYSCALL_VECTOR, used_vectors);
720#endif
721
722#ifdef CONFIG_X86_32
723 set_system_trap_gate(SYSCALL_VECTOR, &system_call);
724 set_bit(SYSCALL_VECTOR, used_vectors);
725#endif
726
727 /*
728 * Should be a barrier for any external CPU state:
729 */
730 cpu_init();
731
732 x86_init.irqs.trap_init();
733
734#ifdef CONFIG_X86_64
735 memcpy(&nmi_idt_table, &idt_table, IDT_ENTRIES * 16);
736 set_nmi_gate(X86_TRAP_DB, &debug);
737 set_nmi_gate(X86_TRAP_BP, &int3);
738#endif
739}
1/*
2 * Copyright (C) 1991, 1992 Linus Torvalds
3 * Copyright (C) 2000, 2001, 2002 Andi Kleen, SuSE Labs
4 *
5 * Pentium III FXSR, SSE support
6 * Gareth Hughes <gareth@valinux.com>, May 2000
7 */
8
9/*
10 * Handle hardware traps and faults.
11 */
12
13#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
14
15#include <linux/context_tracking.h>
16#include <linux/interrupt.h>
17#include <linux/kallsyms.h>
18#include <linux/spinlock.h>
19#include <linux/kprobes.h>
20#include <linux/uaccess.h>
21#include <linux/kdebug.h>
22#include <linux/kgdb.h>
23#include <linux/kernel.h>
24#include <linux/export.h>
25#include <linux/ptrace.h>
26#include <linux/uprobes.h>
27#include <linux/string.h>
28#include <linux/delay.h>
29#include <linux/errno.h>
30#include <linux/kexec.h>
31#include <linux/sched.h>
32#include <linux/timer.h>
33#include <linux/init.h>
34#include <linux/bug.h>
35#include <linux/nmi.h>
36#include <linux/mm.h>
37#include <linux/smp.h>
38#include <linux/io.h>
39
40#ifdef CONFIG_EISA
41#include <linux/ioport.h>
42#include <linux/eisa.h>
43#endif
44
45#if defined(CONFIG_EDAC)
46#include <linux/edac.h>
47#endif
48
49#include <asm/kmemcheck.h>
50#include <asm/stacktrace.h>
51#include <asm/processor.h>
52#include <asm/debugreg.h>
53#include <linux/atomic.h>
54#include <asm/text-patching.h>
55#include <asm/ftrace.h>
56#include <asm/traps.h>
57#include <asm/desc.h>
58#include <asm/fpu/internal.h>
59#include <asm/mce.h>
60#include <asm/fixmap.h>
61#include <asm/mach_traps.h>
62#include <asm/alternative.h>
63#include <asm/fpu/xstate.h>
64#include <asm/trace/mpx.h>
65#include <asm/mpx.h>
66#include <asm/vm86.h>
67
68#ifdef CONFIG_X86_64
69#include <asm/x86_init.h>
70#include <asm/pgalloc.h>
71#include <asm/proto.h>
72
73/* No need to be aligned, but done to keep all IDTs defined the same way. */
74gate_desc debug_idt_table[NR_VECTORS] __page_aligned_bss;
75#else
76#include <asm/processor-flags.h>
77#include <asm/setup.h>
78#include <asm/proto.h>
79#endif
80
81/* Must be page-aligned because the real IDT is used in a fixmap. */
82gate_desc idt_table[NR_VECTORS] __page_aligned_bss;
83
84DECLARE_BITMAP(used_vectors, NR_VECTORS);
85EXPORT_SYMBOL_GPL(used_vectors);
86
87static inline void cond_local_irq_enable(struct pt_regs *regs)
88{
89 if (regs->flags & X86_EFLAGS_IF)
90 local_irq_enable();
91}
92
93static inline void cond_local_irq_disable(struct pt_regs *regs)
94{
95 if (regs->flags & X86_EFLAGS_IF)
96 local_irq_disable();
97}
98
99/*
100 * In IST context, we explicitly disable preemption. This serves two
101 * purposes: it makes it much less likely that we would accidentally
102 * schedule in IST context and it will force a warning if we somehow
103 * manage to schedule by accident.
104 */
105void ist_enter(struct pt_regs *regs)
106{
107 if (user_mode(regs)) {
108 RCU_LOCKDEP_WARN(!rcu_is_watching(), "entry code didn't wake RCU");
109 } else {
110 /*
111 * We might have interrupted pretty much anything. In
112 * fact, if we're a machine check, we can even interrupt
113 * NMI processing. We don't want in_nmi() to return true,
114 * but we need to notify RCU.
115 */
116 rcu_nmi_enter();
117 }
118
119 preempt_disable();
120
121 /* This code is a bit fragile. Test it. */
122 RCU_LOCKDEP_WARN(!rcu_is_watching(), "ist_enter didn't work");
123}
124
125void ist_exit(struct pt_regs *regs)
126{
127 preempt_enable_no_resched();
128
129 if (!user_mode(regs))
130 rcu_nmi_exit();
131}
132
133/**
134 * ist_begin_non_atomic() - begin a non-atomic section in an IST exception
135 * @regs: regs passed to the IST exception handler
136 *
137 * IST exception handlers normally cannot schedule. As a special
138 * exception, if the exception interrupted userspace code (i.e.
139 * user_mode(regs) would return true) and the exception was not
140 * a double fault, it can be safe to schedule. ist_begin_non_atomic()
141 * begins a non-atomic section within an ist_enter()/ist_exit() region.
142 * Callers are responsible for enabling interrupts themselves inside
143 * the non-atomic section, and callers must call ist_end_non_atomic()
144 * before ist_exit().
145 */
146void ist_begin_non_atomic(struct pt_regs *regs)
147{
148 BUG_ON(!user_mode(regs));
149
150 /*
151 * Sanity check: we need to be on the normal thread stack. This
152 * will catch asm bugs and any attempt to use ist_preempt_enable
153 * from double_fault.
154 */
155 BUG_ON((unsigned long)(current_top_of_stack() -
156 current_stack_pointer()) >= THREAD_SIZE);
157
158 preempt_enable_no_resched();
159}
160
161/**
162 * ist_end_non_atomic() - begin a non-atomic section in an IST exception
163 *
164 * Ends a non-atomic section started with ist_begin_non_atomic().
165 */
166void ist_end_non_atomic(void)
167{
168 preempt_disable();
169}
170
171static nokprobe_inline int
172do_trap_no_signal(struct task_struct *tsk, int trapnr, char *str,
173 struct pt_regs *regs, long error_code)
174{
175 if (v8086_mode(regs)) {
176 /*
177 * Traps 0, 1, 3, 4, and 5 should be forwarded to vm86.
178 * On nmi (interrupt 2), do_trap should not be called.
179 */
180 if (trapnr < X86_TRAP_UD) {
181 if (!handle_vm86_trap((struct kernel_vm86_regs *) regs,
182 error_code, trapnr))
183 return 0;
184 }
185 return -1;
186 }
187
188 if (!user_mode(regs)) {
189 if (!fixup_exception(regs, trapnr)) {
190 tsk->thread.error_code = error_code;
191 tsk->thread.trap_nr = trapnr;
192 die(str, regs, error_code);
193 }
194 return 0;
195 }
196
197 return -1;
198}
199
200static siginfo_t *fill_trap_info(struct pt_regs *regs, int signr, int trapnr,
201 siginfo_t *info)
202{
203 unsigned long siaddr;
204 int sicode;
205
206 switch (trapnr) {
207 default:
208 return SEND_SIG_PRIV;
209
210 case X86_TRAP_DE:
211 sicode = FPE_INTDIV;
212 siaddr = uprobe_get_trap_addr(regs);
213 break;
214 case X86_TRAP_UD:
215 sicode = ILL_ILLOPN;
216 siaddr = uprobe_get_trap_addr(regs);
217 break;
218 case X86_TRAP_AC:
219 sicode = BUS_ADRALN;
220 siaddr = 0;
221 break;
222 }
223
224 info->si_signo = signr;
225 info->si_errno = 0;
226 info->si_code = sicode;
227 info->si_addr = (void __user *)siaddr;
228 return info;
229}
230
231static void
232do_trap(int trapnr, int signr, char *str, struct pt_regs *regs,
233 long error_code, siginfo_t *info)
234{
235 struct task_struct *tsk = current;
236
237
238 if (!do_trap_no_signal(tsk, trapnr, str, regs, error_code))
239 return;
240 /*
241 * We want error_code and trap_nr set for userspace faults and
242 * kernelspace faults which result in die(), but not
243 * kernelspace faults which are fixed up. die() gives the
244 * process no chance to handle the signal and notice the
245 * kernel fault information, so that won't result in polluting
246 * the information about previously queued, but not yet
247 * delivered, faults. See also do_general_protection below.
248 */
249 tsk->thread.error_code = error_code;
250 tsk->thread.trap_nr = trapnr;
251
252 if (show_unhandled_signals && unhandled_signal(tsk, signr) &&
253 printk_ratelimit()) {
254 pr_info("%s[%d] trap %s ip:%lx sp:%lx error:%lx",
255 tsk->comm, tsk->pid, str,
256 regs->ip, regs->sp, error_code);
257 print_vma_addr(" in ", regs->ip);
258 pr_cont("\n");
259 }
260
261 force_sig_info(signr, info ?: SEND_SIG_PRIV, tsk);
262}
263NOKPROBE_SYMBOL(do_trap);
264
265static void do_error_trap(struct pt_regs *regs, long error_code, char *str,
266 unsigned long trapnr, int signr)
267{
268 siginfo_t info;
269
270 RCU_LOCKDEP_WARN(!rcu_is_watching(), "entry code didn't wake RCU");
271
272 if (notify_die(DIE_TRAP, str, regs, error_code, trapnr, signr) !=
273 NOTIFY_STOP) {
274 cond_local_irq_enable(regs);
275 do_trap(trapnr, signr, str, regs, error_code,
276 fill_trap_info(regs, signr, trapnr, &info));
277 }
278}
279
280#define DO_ERROR(trapnr, signr, str, name) \
281dotraplinkage void do_##name(struct pt_regs *regs, long error_code) \
282{ \
283 do_error_trap(regs, error_code, str, trapnr, signr); \
284}
285
286DO_ERROR(X86_TRAP_DE, SIGFPE, "divide error", divide_error)
287DO_ERROR(X86_TRAP_OF, SIGSEGV, "overflow", overflow)
288DO_ERROR(X86_TRAP_UD, SIGILL, "invalid opcode", invalid_op)
289DO_ERROR(X86_TRAP_OLD_MF, SIGFPE, "coprocessor segment overrun",coprocessor_segment_overrun)
290DO_ERROR(X86_TRAP_TS, SIGSEGV, "invalid TSS", invalid_TSS)
291DO_ERROR(X86_TRAP_NP, SIGBUS, "segment not present", segment_not_present)
292DO_ERROR(X86_TRAP_SS, SIGBUS, "stack segment", stack_segment)
293DO_ERROR(X86_TRAP_AC, SIGBUS, "alignment check", alignment_check)
294
295#ifdef CONFIG_VMAP_STACK
296__visible void __noreturn handle_stack_overflow(const char *message,
297 struct pt_regs *regs,
298 unsigned long fault_address)
299{
300 printk(KERN_EMERG "BUG: stack guard page was hit at %p (stack is %p..%p)\n",
301 (void *)fault_address, current->stack,
302 (char *)current->stack + THREAD_SIZE - 1);
303 die(message, regs, 0);
304
305 /* Be absolutely certain we don't return. */
306 panic(message);
307}
308#endif
309
310#ifdef CONFIG_X86_64
311/* Runs on IST stack */
312dotraplinkage void do_double_fault(struct pt_regs *regs, long error_code)
313{
314 static const char str[] = "double fault";
315 struct task_struct *tsk = current;
316#ifdef CONFIG_VMAP_STACK
317 unsigned long cr2;
318#endif
319
320#ifdef CONFIG_X86_ESPFIX64
321 extern unsigned char native_irq_return_iret[];
322
323 /*
324 * If IRET takes a non-IST fault on the espfix64 stack, then we
325 * end up promoting it to a doublefault. In that case, modify
326 * the stack to make it look like we just entered the #GP
327 * handler from user space, similar to bad_iret.
328 *
329 * No need for ist_enter here because we don't use RCU.
330 */
331 if (((long)regs->sp >> PGDIR_SHIFT) == ESPFIX_PGD_ENTRY &&
332 regs->cs == __KERNEL_CS &&
333 regs->ip == (unsigned long)native_irq_return_iret)
334 {
335 struct pt_regs *normal_regs = task_pt_regs(current);
336
337 /* Fake a #GP(0) from userspace. */
338 memmove(&normal_regs->ip, (void *)regs->sp, 5*8);
339 normal_regs->orig_ax = 0; /* Missing (lost) #GP error code */
340 regs->ip = (unsigned long)general_protection;
341 regs->sp = (unsigned long)&normal_regs->orig_ax;
342
343 return;
344 }
345#endif
346
347 ist_enter(regs);
348 notify_die(DIE_TRAP, str, regs, error_code, X86_TRAP_DF, SIGSEGV);
349
350 tsk->thread.error_code = error_code;
351 tsk->thread.trap_nr = X86_TRAP_DF;
352
353#ifdef CONFIG_VMAP_STACK
354 /*
355 * If we overflow the stack into a guard page, the CPU will fail
356 * to deliver #PF and will send #DF instead. Similarly, if we
357 * take any non-IST exception while too close to the bottom of
358 * the stack, the processor will get a page fault while
359 * delivering the exception and will generate a double fault.
360 *
361 * According to the SDM (footnote in 6.15 under "Interrupt 14 -
362 * Page-Fault Exception (#PF):
363 *
364 * Processors update CR2 whenever a page fault is detected. If a
365 * second page fault occurs while an earlier page fault is being
366 * deliv- ered, the faulting linear address of the second fault will
367 * overwrite the contents of CR2 (replacing the previous
368 * address). These updates to CR2 occur even if the page fault
369 * results in a double fault or occurs during the delivery of a
370 * double fault.
371 *
372 * The logic below has a small possibility of incorrectly diagnosing
373 * some errors as stack overflows. For example, if the IDT or GDT
374 * gets corrupted such that #GP delivery fails due to a bad descriptor
375 * causing #GP and we hit this condition while CR2 coincidentally
376 * points to the stack guard page, we'll think we overflowed the
377 * stack. Given that we're going to panic one way or another
378 * if this happens, this isn't necessarily worth fixing.
379 *
380 * If necessary, we could improve the test by only diagnosing
381 * a stack overflow if the saved RSP points within 47 bytes of
382 * the bottom of the stack: if RSP == tsk_stack + 48 and we
383 * take an exception, the stack is already aligned and there
384 * will be enough room SS, RSP, RFLAGS, CS, RIP, and a
385 * possible error code, so a stack overflow would *not* double
386 * fault. With any less space left, exception delivery could
387 * fail, and, as a practical matter, we've overflowed the
388 * stack even if the actual trigger for the double fault was
389 * something else.
390 */
391 cr2 = read_cr2();
392 if ((unsigned long)task_stack_page(tsk) - 1 - cr2 < PAGE_SIZE)
393 handle_stack_overflow("kernel stack overflow (double-fault)", regs, cr2);
394#endif
395
396#ifdef CONFIG_DOUBLEFAULT
397 df_debug(regs, error_code);
398#endif
399 /*
400 * This is always a kernel trap and never fixable (and thus must
401 * never return).
402 */
403 for (;;)
404 die(str, regs, error_code);
405}
406#endif
407
408dotraplinkage void do_bounds(struct pt_regs *regs, long error_code)
409{
410 const struct mpx_bndcsr *bndcsr;
411 siginfo_t *info;
412
413 RCU_LOCKDEP_WARN(!rcu_is_watching(), "entry code didn't wake RCU");
414 if (notify_die(DIE_TRAP, "bounds", regs, error_code,
415 X86_TRAP_BR, SIGSEGV) == NOTIFY_STOP)
416 return;
417 cond_local_irq_enable(regs);
418
419 if (!user_mode(regs))
420 die("bounds", regs, error_code);
421
422 if (!cpu_feature_enabled(X86_FEATURE_MPX)) {
423 /* The exception is not from Intel MPX */
424 goto exit_trap;
425 }
426
427 /*
428 * We need to look at BNDSTATUS to resolve this exception.
429 * A NULL here might mean that it is in its 'init state',
430 * which is all zeros which indicates MPX was not
431 * responsible for the exception.
432 */
433 bndcsr = get_xsave_field_ptr(XFEATURE_MASK_BNDCSR);
434 if (!bndcsr)
435 goto exit_trap;
436
437 trace_bounds_exception_mpx(bndcsr);
438 /*
439 * The error code field of the BNDSTATUS register communicates status
440 * information of a bound range exception #BR or operation involving
441 * bound directory.
442 */
443 switch (bndcsr->bndstatus & MPX_BNDSTA_ERROR_CODE) {
444 case 2: /* Bound directory has invalid entry. */
445 if (mpx_handle_bd_fault())
446 goto exit_trap;
447 break; /* Success, it was handled */
448 case 1: /* Bound violation. */
449 info = mpx_generate_siginfo(regs);
450 if (IS_ERR(info)) {
451 /*
452 * We failed to decode the MPX instruction. Act as if
453 * the exception was not caused by MPX.
454 */
455 goto exit_trap;
456 }
457 /*
458 * Success, we decoded the instruction and retrieved
459 * an 'info' containing the address being accessed
460 * which caused the exception. This information
461 * allows and application to possibly handle the
462 * #BR exception itself.
463 */
464 do_trap(X86_TRAP_BR, SIGSEGV, "bounds", regs, error_code, info);
465 kfree(info);
466 break;
467 case 0: /* No exception caused by Intel MPX operations. */
468 goto exit_trap;
469 default:
470 die("bounds", regs, error_code);
471 }
472
473 return;
474
475exit_trap:
476 /*
477 * This path out is for all the cases where we could not
478 * handle the exception in some way (like allocating a
479 * table or telling userspace about it. We will also end
480 * up here if the kernel has MPX turned off at compile
481 * time..
482 */
483 do_trap(X86_TRAP_BR, SIGSEGV, "bounds", regs, error_code, NULL);
484}
485
486dotraplinkage void
487do_general_protection(struct pt_regs *regs, long error_code)
488{
489 struct task_struct *tsk;
490
491 RCU_LOCKDEP_WARN(!rcu_is_watching(), "entry code didn't wake RCU");
492 cond_local_irq_enable(regs);
493
494 if (v8086_mode(regs)) {
495 local_irq_enable();
496 handle_vm86_fault((struct kernel_vm86_regs *) regs, error_code);
497 return;
498 }
499
500 tsk = current;
501 if (!user_mode(regs)) {
502 if (fixup_exception(regs, X86_TRAP_GP))
503 return;
504
505 tsk->thread.error_code = error_code;
506 tsk->thread.trap_nr = X86_TRAP_GP;
507 if (notify_die(DIE_GPF, "general protection fault", regs, error_code,
508 X86_TRAP_GP, SIGSEGV) != NOTIFY_STOP)
509 die("general protection fault", regs, error_code);
510 return;
511 }
512
513 tsk->thread.error_code = error_code;
514 tsk->thread.trap_nr = X86_TRAP_GP;
515
516 if (show_unhandled_signals && unhandled_signal(tsk, SIGSEGV) &&
517 printk_ratelimit()) {
518 pr_info("%s[%d] general protection ip:%lx sp:%lx error:%lx",
519 tsk->comm, task_pid_nr(tsk),
520 regs->ip, regs->sp, error_code);
521 print_vma_addr(" in ", regs->ip);
522 pr_cont("\n");
523 }
524
525 force_sig_info(SIGSEGV, SEND_SIG_PRIV, tsk);
526}
527NOKPROBE_SYMBOL(do_general_protection);
528
529/* May run on IST stack. */
530dotraplinkage void notrace do_int3(struct pt_regs *regs, long error_code)
531{
532#ifdef CONFIG_DYNAMIC_FTRACE
533 /*
534 * ftrace must be first, everything else may cause a recursive crash.
535 * See note by declaration of modifying_ftrace_code in ftrace.c
536 */
537 if (unlikely(atomic_read(&modifying_ftrace_code)) &&
538 ftrace_int3_handler(regs))
539 return;
540#endif
541 if (poke_int3_handler(regs))
542 return;
543
544 ist_enter(regs);
545 RCU_LOCKDEP_WARN(!rcu_is_watching(), "entry code didn't wake RCU");
546#ifdef CONFIG_KGDB_LOW_LEVEL_TRAP
547 if (kgdb_ll_trap(DIE_INT3, "int3", regs, error_code, X86_TRAP_BP,
548 SIGTRAP) == NOTIFY_STOP)
549 goto exit;
550#endif /* CONFIG_KGDB_LOW_LEVEL_TRAP */
551
552#ifdef CONFIG_KPROBES
553 if (kprobe_int3_handler(regs))
554 goto exit;
555#endif
556
557 if (notify_die(DIE_INT3, "int3", regs, error_code, X86_TRAP_BP,
558 SIGTRAP) == NOTIFY_STOP)
559 goto exit;
560
561 /*
562 * Let others (NMI) know that the debug stack is in use
563 * as we may switch to the interrupt stack.
564 */
565 debug_stack_usage_inc();
566 preempt_disable();
567 cond_local_irq_enable(regs);
568 do_trap(X86_TRAP_BP, SIGTRAP, "int3", regs, error_code, NULL);
569 cond_local_irq_disable(regs);
570 preempt_enable_no_resched();
571 debug_stack_usage_dec();
572exit:
573 ist_exit(regs);
574}
575NOKPROBE_SYMBOL(do_int3);
576
577#ifdef CONFIG_X86_64
578/*
579 * Help handler running on IST stack to switch off the IST stack if the
580 * interrupted code was in user mode. The actual stack switch is done in
581 * entry_64.S
582 */
583asmlinkage __visible notrace struct pt_regs *sync_regs(struct pt_regs *eregs)
584{
585 struct pt_regs *regs = task_pt_regs(current);
586 *regs = *eregs;
587 return regs;
588}
589NOKPROBE_SYMBOL(sync_regs);
590
591struct bad_iret_stack {
592 void *error_entry_ret;
593 struct pt_regs regs;
594};
595
596asmlinkage __visible notrace
597struct bad_iret_stack *fixup_bad_iret(struct bad_iret_stack *s)
598{
599 /*
600 * This is called from entry_64.S early in handling a fault
601 * caused by a bad iret to user mode. To handle the fault
602 * correctly, we want move our stack frame to task_pt_regs
603 * and we want to pretend that the exception came from the
604 * iret target.
605 */
606 struct bad_iret_stack *new_stack =
607 container_of(task_pt_regs(current),
608 struct bad_iret_stack, regs);
609
610 /* Copy the IRET target to the new stack. */
611 memmove(&new_stack->regs.ip, (void *)s->regs.sp, 5*8);
612
613 /* Copy the remainder of the stack from the current stack. */
614 memmove(new_stack, s, offsetof(struct bad_iret_stack, regs.ip));
615
616 BUG_ON(!user_mode(&new_stack->regs));
617 return new_stack;
618}
619NOKPROBE_SYMBOL(fixup_bad_iret);
620#endif
621
622static bool is_sysenter_singlestep(struct pt_regs *regs)
623{
624 /*
625 * We don't try for precision here. If we're anywhere in the region of
626 * code that can be single-stepped in the SYSENTER entry path, then
627 * assume that this is a useless single-step trap due to SYSENTER
628 * being invoked with TF set. (We don't know in advance exactly
629 * which instructions will be hit because BTF could plausibly
630 * be set.)
631 */
632#ifdef CONFIG_X86_32
633 return (regs->ip - (unsigned long)__begin_SYSENTER_singlestep_region) <
634 (unsigned long)__end_SYSENTER_singlestep_region -
635 (unsigned long)__begin_SYSENTER_singlestep_region;
636#elif defined(CONFIG_IA32_EMULATION)
637 return (regs->ip - (unsigned long)entry_SYSENTER_compat) <
638 (unsigned long)__end_entry_SYSENTER_compat -
639 (unsigned long)entry_SYSENTER_compat;
640#else
641 return false;
642#endif
643}
644
645/*
646 * Our handling of the processor debug registers is non-trivial.
647 * We do not clear them on entry and exit from the kernel. Therefore
648 * it is possible to get a watchpoint trap here from inside the kernel.
649 * However, the code in ./ptrace.c has ensured that the user can
650 * only set watchpoints on userspace addresses. Therefore the in-kernel
651 * watchpoint trap can only occur in code which is reading/writing
652 * from user space. Such code must not hold kernel locks (since it
653 * can equally take a page fault), therefore it is safe to call
654 * force_sig_info even though that claims and releases locks.
655 *
656 * Code in ./signal.c ensures that the debug control register
657 * is restored before we deliver any signal, and therefore that
658 * user code runs with the correct debug control register even though
659 * we clear it here.
660 *
661 * Being careful here means that we don't have to be as careful in a
662 * lot of more complicated places (task switching can be a bit lazy
663 * about restoring all the debug state, and ptrace doesn't have to
664 * find every occurrence of the TF bit that could be saved away even
665 * by user code)
666 *
667 * May run on IST stack.
668 */
669dotraplinkage void do_debug(struct pt_regs *regs, long error_code)
670{
671 struct task_struct *tsk = current;
672 int user_icebp = 0;
673 unsigned long dr6;
674 int si_code;
675
676 ist_enter(regs);
677
678 get_debugreg(dr6, 6);
679 /*
680 * The Intel SDM says:
681 *
682 * Certain debug exceptions may clear bits 0-3. The remaining
683 * contents of the DR6 register are never cleared by the
684 * processor. To avoid confusion in identifying debug
685 * exceptions, debug handlers should clear the register before
686 * returning to the interrupted task.
687 *
688 * Keep it simple: clear DR6 immediately.
689 */
690 set_debugreg(0, 6);
691
692 /* Filter out all the reserved bits which are preset to 1 */
693 dr6 &= ~DR6_RESERVED;
694
695 /*
696 * The SDM says "The processor clears the BTF flag when it
697 * generates a debug exception." Clear TIF_BLOCKSTEP to keep
698 * TIF_BLOCKSTEP in sync with the hardware BTF flag.
699 */
700 clear_tsk_thread_flag(tsk, TIF_BLOCKSTEP);
701
702 if (unlikely(!user_mode(regs) && (dr6 & DR_STEP) &&
703 is_sysenter_singlestep(regs))) {
704 dr6 &= ~DR_STEP;
705 if (!dr6)
706 goto exit;
707 /*
708 * else we might have gotten a single-step trap and hit a
709 * watchpoint at the same time, in which case we should fall
710 * through and handle the watchpoint.
711 */
712 }
713
714 /*
715 * If dr6 has no reason to give us about the origin of this trap,
716 * then it's very likely the result of an icebp/int01 trap.
717 * User wants a sigtrap for that.
718 */
719 if (!dr6 && user_mode(regs))
720 user_icebp = 1;
721
722 /* Catch kmemcheck conditions! */
723 if ((dr6 & DR_STEP) && kmemcheck_trap(regs))
724 goto exit;
725
726 /* Store the virtualized DR6 value */
727 tsk->thread.debugreg6 = dr6;
728
729#ifdef CONFIG_KPROBES
730 if (kprobe_debug_handler(regs))
731 goto exit;
732#endif
733
734 if (notify_die(DIE_DEBUG, "debug", regs, (long)&dr6, error_code,
735 SIGTRAP) == NOTIFY_STOP)
736 goto exit;
737
738 /*
739 * Let others (NMI) know that the debug stack is in use
740 * as we may switch to the interrupt stack.
741 */
742 debug_stack_usage_inc();
743
744 /* It's safe to allow irq's after DR6 has been saved */
745 preempt_disable();
746 cond_local_irq_enable(regs);
747
748 if (v8086_mode(regs)) {
749 handle_vm86_trap((struct kernel_vm86_regs *) regs, error_code,
750 X86_TRAP_DB);
751 cond_local_irq_disable(regs);
752 preempt_enable_no_resched();
753 debug_stack_usage_dec();
754 goto exit;
755 }
756
757 if (WARN_ON_ONCE((dr6 & DR_STEP) && !user_mode(regs))) {
758 /*
759 * Historical junk that used to handle SYSENTER single-stepping.
760 * This should be unreachable now. If we survive for a while
761 * without anyone hitting this warning, we'll turn this into
762 * an oops.
763 */
764 tsk->thread.debugreg6 &= ~DR_STEP;
765 set_tsk_thread_flag(tsk, TIF_SINGLESTEP);
766 regs->flags &= ~X86_EFLAGS_TF;
767 }
768 si_code = get_si_code(tsk->thread.debugreg6);
769 if (tsk->thread.debugreg6 & (DR_STEP | DR_TRAP_BITS) || user_icebp)
770 send_sigtrap(tsk, regs, error_code, si_code);
771 cond_local_irq_disable(regs);
772 preempt_enable_no_resched();
773 debug_stack_usage_dec();
774
775exit:
776#if defined(CONFIG_X86_32)
777 /*
778 * This is the most likely code path that involves non-trivial use
779 * of the SYSENTER stack. Check that we haven't overrun it.
780 */
781 WARN(this_cpu_read(cpu_tss.SYSENTER_stack_canary) != STACK_END_MAGIC,
782 "Overran or corrupted SYSENTER stack\n");
783#endif
784 ist_exit(regs);
785}
786NOKPROBE_SYMBOL(do_debug);
787
788/*
789 * Note that we play around with the 'TS' bit in an attempt to get
790 * the correct behaviour even in the presence of the asynchronous
791 * IRQ13 behaviour
792 */
793static void math_error(struct pt_regs *regs, int error_code, int trapnr)
794{
795 struct task_struct *task = current;
796 struct fpu *fpu = &task->thread.fpu;
797 siginfo_t info;
798 char *str = (trapnr == X86_TRAP_MF) ? "fpu exception" :
799 "simd exception";
800
801 if (notify_die(DIE_TRAP, str, regs, error_code, trapnr, SIGFPE) == NOTIFY_STOP)
802 return;
803 cond_local_irq_enable(regs);
804
805 if (!user_mode(regs)) {
806 if (!fixup_exception(regs, trapnr)) {
807 task->thread.error_code = error_code;
808 task->thread.trap_nr = trapnr;
809 die(str, regs, error_code);
810 }
811 return;
812 }
813
814 /*
815 * Save the info for the exception handler and clear the error.
816 */
817 fpu__save(fpu);
818
819 task->thread.trap_nr = trapnr;
820 task->thread.error_code = error_code;
821 info.si_signo = SIGFPE;
822 info.si_errno = 0;
823 info.si_addr = (void __user *)uprobe_get_trap_addr(regs);
824
825 info.si_code = fpu__exception_code(fpu, trapnr);
826
827 /* Retry when we get spurious exceptions: */
828 if (!info.si_code)
829 return;
830
831 force_sig_info(SIGFPE, &info, task);
832}
833
834dotraplinkage void do_coprocessor_error(struct pt_regs *regs, long error_code)
835{
836 RCU_LOCKDEP_WARN(!rcu_is_watching(), "entry code didn't wake RCU");
837 math_error(regs, error_code, X86_TRAP_MF);
838}
839
840dotraplinkage void
841do_simd_coprocessor_error(struct pt_regs *regs, long error_code)
842{
843 RCU_LOCKDEP_WARN(!rcu_is_watching(), "entry code didn't wake RCU");
844 math_error(regs, error_code, X86_TRAP_XF);
845}
846
847dotraplinkage void
848do_spurious_interrupt_bug(struct pt_regs *regs, long error_code)
849{
850 cond_local_irq_enable(regs);
851}
852
853dotraplinkage void
854do_device_not_available(struct pt_regs *regs, long error_code)
855{
856 unsigned long cr0;
857
858 RCU_LOCKDEP_WARN(!rcu_is_watching(), "entry code didn't wake RCU");
859
860#ifdef CONFIG_MATH_EMULATION
861 if (!boot_cpu_has(X86_FEATURE_FPU) && (read_cr0() & X86_CR0_EM)) {
862 struct math_emu_info info = { };
863
864 cond_local_irq_enable(regs);
865
866 info.regs = regs;
867 math_emulate(&info);
868 return;
869 }
870#endif
871
872 /* This should not happen. */
873 cr0 = read_cr0();
874 if (WARN(cr0 & X86_CR0_TS, "CR0.TS was set")) {
875 /* Try to fix it up and carry on. */
876 write_cr0(cr0 & ~X86_CR0_TS);
877 } else {
878 /*
879 * Something terrible happened, and we're better off trying
880 * to kill the task than getting stuck in a never-ending
881 * loop of #NM faults.
882 */
883 die("unexpected #NM exception", regs, error_code);
884 }
885}
886NOKPROBE_SYMBOL(do_device_not_available);
887
888#ifdef CONFIG_X86_32
889dotraplinkage void do_iret_error(struct pt_regs *regs, long error_code)
890{
891 siginfo_t info;
892
893 RCU_LOCKDEP_WARN(!rcu_is_watching(), "entry code didn't wake RCU");
894 local_irq_enable();
895
896 info.si_signo = SIGILL;
897 info.si_errno = 0;
898 info.si_code = ILL_BADSTK;
899 info.si_addr = NULL;
900 if (notify_die(DIE_TRAP, "iret exception", regs, error_code,
901 X86_TRAP_IRET, SIGILL) != NOTIFY_STOP) {
902 do_trap(X86_TRAP_IRET, SIGILL, "iret exception", regs, error_code,
903 &info);
904 }
905}
906#endif
907
908/* Set of traps needed for early debugging. */
909void __init early_trap_init(void)
910{
911 /*
912 * Don't use IST to set DEBUG_STACK as it doesn't work until TSS
913 * is ready in cpu_init() <-- trap_init(). Before trap_init(),
914 * CPU runs at ring 0 so it is impossible to hit an invalid
915 * stack. Using the original stack works well enough at this
916 * early stage. DEBUG_STACK will be equipped after cpu_init() in
917 * trap_init().
918 *
919 * We don't need to set trace_idt_table like set_intr_gate(),
920 * since we don't have trace_debug and it will be reset to
921 * 'debug' in trap_init() by set_intr_gate_ist().
922 */
923 set_intr_gate_notrace(X86_TRAP_DB, debug);
924 /* int3 can be called from all */
925 set_system_intr_gate(X86_TRAP_BP, &int3);
926#ifdef CONFIG_X86_32
927 set_intr_gate(X86_TRAP_PF, page_fault);
928#endif
929 load_idt(&idt_descr);
930}
931
932void __init early_trap_pf_init(void)
933{
934#ifdef CONFIG_X86_64
935 set_intr_gate(X86_TRAP_PF, page_fault);
936#endif
937}
938
939void __init trap_init(void)
940{
941 int i;
942
943#ifdef CONFIG_EISA
944 void __iomem *p = early_ioremap(0x0FFFD9, 4);
945
946 if (readl(p) == 'E' + ('I'<<8) + ('S'<<16) + ('A'<<24))
947 EISA_bus = 1;
948 early_iounmap(p, 4);
949#endif
950
951 set_intr_gate(X86_TRAP_DE, divide_error);
952 set_intr_gate_ist(X86_TRAP_NMI, &nmi, NMI_STACK);
953 /* int4 can be called from all */
954 set_system_intr_gate(X86_TRAP_OF, &overflow);
955 set_intr_gate(X86_TRAP_BR, bounds);
956 set_intr_gate(X86_TRAP_UD, invalid_op);
957 set_intr_gate(X86_TRAP_NM, device_not_available);
958#ifdef CONFIG_X86_32
959 set_task_gate(X86_TRAP_DF, GDT_ENTRY_DOUBLEFAULT_TSS);
960#else
961 set_intr_gate_ist(X86_TRAP_DF, &double_fault, DOUBLEFAULT_STACK);
962#endif
963 set_intr_gate(X86_TRAP_OLD_MF, coprocessor_segment_overrun);
964 set_intr_gate(X86_TRAP_TS, invalid_TSS);
965 set_intr_gate(X86_TRAP_NP, segment_not_present);
966 set_intr_gate(X86_TRAP_SS, stack_segment);
967 set_intr_gate(X86_TRAP_GP, general_protection);
968 set_intr_gate(X86_TRAP_SPURIOUS, spurious_interrupt_bug);
969 set_intr_gate(X86_TRAP_MF, coprocessor_error);
970 set_intr_gate(X86_TRAP_AC, alignment_check);
971#ifdef CONFIG_X86_MCE
972 set_intr_gate_ist(X86_TRAP_MC, &machine_check, MCE_STACK);
973#endif
974 set_intr_gate(X86_TRAP_XF, simd_coprocessor_error);
975
976 /* Reserve all the builtin and the syscall vector: */
977 for (i = 0; i < FIRST_EXTERNAL_VECTOR; i++)
978 set_bit(i, used_vectors);
979
980#ifdef CONFIG_IA32_EMULATION
981 set_system_intr_gate(IA32_SYSCALL_VECTOR, entry_INT80_compat);
982 set_bit(IA32_SYSCALL_VECTOR, used_vectors);
983#endif
984
985#ifdef CONFIG_X86_32
986 set_system_intr_gate(IA32_SYSCALL_VECTOR, entry_INT80_32);
987 set_bit(IA32_SYSCALL_VECTOR, used_vectors);
988#endif
989
990 /*
991 * Set the IDT descriptor to a fixed read-only location, so that the
992 * "sidt" instruction will not leak the location of the kernel, and
993 * to defend the IDT against arbitrary memory write vulnerabilities.
994 * It will be reloaded in cpu_init() */
995 __set_fixmap(FIX_RO_IDT, __pa_symbol(idt_table), PAGE_KERNEL_RO);
996 idt_descr.address = fix_to_virt(FIX_RO_IDT);
997
998 /*
999 * Should be a barrier for any external CPU state:
1000 */
1001 cpu_init();
1002
1003 /*
1004 * X86_TRAP_DB and X86_TRAP_BP have been set
1005 * in early_trap_init(). However, ITS works only after
1006 * cpu_init() loads TSS. See comments in early_trap_init().
1007 */
1008 set_intr_gate_ist(X86_TRAP_DB, &debug, DEBUG_STACK);
1009 /* int3 can be called from all */
1010 set_system_intr_gate_ist(X86_TRAP_BP, &int3, DEBUG_STACK);
1011
1012 x86_init.irqs.trap_init();
1013
1014#ifdef CONFIG_X86_64
1015 memcpy(&debug_idt_table, &idt_table, IDT_ENTRIES * 16);
1016 set_nmi_gate(X86_TRAP_DB, &debug);
1017 set_nmi_gate(X86_TRAP_BP, &int3);
1018#endif
1019}