Loading...
1/*
2 * Copyright (C) 1995-2003 Russell King
3 * 2001-2002 Keith Owens
4 *
5 * Generate definitions needed by assembly language modules.
6 * This code generates raw asm output which is post-processed to extract
7 * and format the required data.
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
12 */
13#include <linux/sched.h>
14#include <linux/mm.h>
15#include <linux/dma-mapping.h>
16#ifdef CONFIG_KVM_ARM_HOST
17#include <linux/kvm_host.h>
18#endif
19#include <asm/cacheflush.h>
20#include <asm/glue-df.h>
21#include <asm/glue-pf.h>
22#include <asm/mach/arch.h>
23#include <asm/thread_info.h>
24#include <asm/memory.h>
25#include <asm/procinfo.h>
26#include <asm/suspend.h>
27#include <asm/hardware/cache-l2x0.h>
28#include <linux/kbuild.h>
29
30/*
31 * Make sure that the compiler and target are compatible.
32 */
33#if defined(__APCS_26__)
34#error Sorry, your compiler targets APCS-26 but this kernel requires APCS-32
35#endif
36/*
37 * GCC 3.0, 3.1: general bad code generation.
38 * GCC 3.2.0: incorrect function argument offset calculation.
39 * GCC 3.2.x: miscompiles NEW_AUX_ENT in fs/binfmt_elf.c
40 * (http://gcc.gnu.org/PR8896) and incorrect structure
41 * initialisation in fs/jffs2/erase.c
42 */
43#if (__GNUC__ == 3 && __GNUC_MINOR__ < 3)
44#error Your compiler is too buggy; it is known to miscompile kernels.
45#error Known good compilers: 3.3
46#endif
47
48int main(void)
49{
50 DEFINE(TSK_ACTIVE_MM, offsetof(struct task_struct, active_mm));
51#ifdef CONFIG_CC_STACKPROTECTOR
52 DEFINE(TSK_STACK_CANARY, offsetof(struct task_struct, stack_canary));
53#endif
54 BLANK();
55 DEFINE(TI_FLAGS, offsetof(struct thread_info, flags));
56 DEFINE(TI_PREEMPT, offsetof(struct thread_info, preempt_count));
57 DEFINE(TI_ADDR_LIMIT, offsetof(struct thread_info, addr_limit));
58 DEFINE(TI_TASK, offsetof(struct thread_info, task));
59 DEFINE(TI_EXEC_DOMAIN, offsetof(struct thread_info, exec_domain));
60 DEFINE(TI_CPU, offsetof(struct thread_info, cpu));
61 DEFINE(TI_CPU_DOMAIN, offsetof(struct thread_info, cpu_domain));
62 DEFINE(TI_CPU_SAVE, offsetof(struct thread_info, cpu_context));
63 DEFINE(TI_USED_CP, offsetof(struct thread_info, used_cp));
64 DEFINE(TI_TP_VALUE, offsetof(struct thread_info, tp_value));
65 DEFINE(TI_FPSTATE, offsetof(struct thread_info, fpstate));
66#ifdef CONFIG_VFP
67 DEFINE(TI_VFPSTATE, offsetof(struct thread_info, vfpstate));
68#ifdef CONFIG_SMP
69 DEFINE(VFP_CPU, offsetof(union vfp_state, hard.cpu));
70#endif
71#endif
72#ifdef CONFIG_ARM_THUMBEE
73 DEFINE(TI_THUMBEE_STATE, offsetof(struct thread_info, thumbee_state));
74#endif
75#ifdef CONFIG_IWMMXT
76 DEFINE(TI_IWMMXT_STATE, offsetof(struct thread_info, fpstate.iwmmxt));
77#endif
78#ifdef CONFIG_CRUNCH
79 DEFINE(TI_CRUNCH_STATE, offsetof(struct thread_info, crunchstate));
80#endif
81 BLANK();
82 DEFINE(S_R0, offsetof(struct pt_regs, ARM_r0));
83 DEFINE(S_R1, offsetof(struct pt_regs, ARM_r1));
84 DEFINE(S_R2, offsetof(struct pt_regs, ARM_r2));
85 DEFINE(S_R3, offsetof(struct pt_regs, ARM_r3));
86 DEFINE(S_R4, offsetof(struct pt_regs, ARM_r4));
87 DEFINE(S_R5, offsetof(struct pt_regs, ARM_r5));
88 DEFINE(S_R6, offsetof(struct pt_regs, ARM_r6));
89 DEFINE(S_R7, offsetof(struct pt_regs, ARM_r7));
90 DEFINE(S_R8, offsetof(struct pt_regs, ARM_r8));
91 DEFINE(S_R9, offsetof(struct pt_regs, ARM_r9));
92 DEFINE(S_R10, offsetof(struct pt_regs, ARM_r10));
93 DEFINE(S_FP, offsetof(struct pt_regs, ARM_fp));
94 DEFINE(S_IP, offsetof(struct pt_regs, ARM_ip));
95 DEFINE(S_SP, offsetof(struct pt_regs, ARM_sp));
96 DEFINE(S_LR, offsetof(struct pt_regs, ARM_lr));
97 DEFINE(S_PC, offsetof(struct pt_regs, ARM_pc));
98 DEFINE(S_PSR, offsetof(struct pt_regs, ARM_cpsr));
99 DEFINE(S_OLD_R0, offsetof(struct pt_regs, ARM_ORIG_r0));
100 DEFINE(S_FRAME_SIZE, sizeof(struct pt_regs));
101 BLANK();
102#ifdef CONFIG_CACHE_L2X0
103 DEFINE(L2X0_R_PHY_BASE, offsetof(struct l2x0_regs, phy_base));
104 DEFINE(L2X0_R_AUX_CTRL, offsetof(struct l2x0_regs, aux_ctrl));
105 DEFINE(L2X0_R_TAG_LATENCY, offsetof(struct l2x0_regs, tag_latency));
106 DEFINE(L2X0_R_DATA_LATENCY, offsetof(struct l2x0_regs, data_latency));
107 DEFINE(L2X0_R_FILTER_START, offsetof(struct l2x0_regs, filter_start));
108 DEFINE(L2X0_R_FILTER_END, offsetof(struct l2x0_regs, filter_end));
109 DEFINE(L2X0_R_PREFETCH_CTRL, offsetof(struct l2x0_regs, prefetch_ctrl));
110 DEFINE(L2X0_R_PWR_CTRL, offsetof(struct l2x0_regs, pwr_ctrl));
111 BLANK();
112#endif
113#ifdef CONFIG_CPU_HAS_ASID
114 DEFINE(MM_CONTEXT_ID, offsetof(struct mm_struct, context.id.counter));
115 BLANK();
116#endif
117 DEFINE(VMA_VM_MM, offsetof(struct vm_area_struct, vm_mm));
118 DEFINE(VMA_VM_FLAGS, offsetof(struct vm_area_struct, vm_flags));
119 BLANK();
120 DEFINE(VM_EXEC, VM_EXEC);
121 BLANK();
122 DEFINE(PAGE_SZ, PAGE_SIZE);
123 BLANK();
124 DEFINE(SYS_ERROR0, 0x9f0000);
125 BLANK();
126 DEFINE(SIZEOF_MACHINE_DESC, sizeof(struct machine_desc));
127 DEFINE(MACHINFO_TYPE, offsetof(struct machine_desc, nr));
128 DEFINE(MACHINFO_NAME, offsetof(struct machine_desc, name));
129 BLANK();
130 DEFINE(PROC_INFO_SZ, sizeof(struct proc_info_list));
131 DEFINE(PROCINFO_INITFUNC, offsetof(struct proc_info_list, __cpu_flush));
132 DEFINE(PROCINFO_MM_MMUFLAGS, offsetof(struct proc_info_list, __cpu_mm_mmu_flags));
133 DEFINE(PROCINFO_IO_MMUFLAGS, offsetof(struct proc_info_list, __cpu_io_mmu_flags));
134 BLANK();
135#ifdef MULTI_DABORT
136 DEFINE(PROCESSOR_DABT_FUNC, offsetof(struct processor, _data_abort));
137#endif
138#ifdef MULTI_PABORT
139 DEFINE(PROCESSOR_PABT_FUNC, offsetof(struct processor, _prefetch_abort));
140#endif
141#ifdef MULTI_CPU
142 DEFINE(CPU_SLEEP_SIZE, offsetof(struct processor, suspend_size));
143 DEFINE(CPU_DO_SUSPEND, offsetof(struct processor, do_suspend));
144 DEFINE(CPU_DO_RESUME, offsetof(struct processor, do_resume));
145#endif
146#ifdef MULTI_CACHE
147 DEFINE(CACHE_FLUSH_KERN_ALL, offsetof(struct cpu_cache_fns, flush_kern_all));
148#endif
149#ifdef CONFIG_ARM_CPU_SUSPEND
150 DEFINE(SLEEP_SAVE_SP_SZ, sizeof(struct sleep_save_sp));
151 DEFINE(SLEEP_SAVE_SP_PHYS, offsetof(struct sleep_save_sp, save_ptr_stash_phys));
152 DEFINE(SLEEP_SAVE_SP_VIRT, offsetof(struct sleep_save_sp, save_ptr_stash));
153#endif
154 BLANK();
155 DEFINE(DMA_BIDIRECTIONAL, DMA_BIDIRECTIONAL);
156 DEFINE(DMA_TO_DEVICE, DMA_TO_DEVICE);
157 DEFINE(DMA_FROM_DEVICE, DMA_FROM_DEVICE);
158 BLANK();
159 DEFINE(CACHE_WRITEBACK_ORDER, __CACHE_WRITEBACK_ORDER);
160 DEFINE(CACHE_WRITEBACK_GRANULE, __CACHE_WRITEBACK_GRANULE);
161 BLANK();
162#ifdef CONFIG_KVM_ARM_HOST
163 DEFINE(VCPU_KVM, offsetof(struct kvm_vcpu, kvm));
164 DEFINE(VCPU_MIDR, offsetof(struct kvm_vcpu, arch.midr));
165 DEFINE(VCPU_CP15, offsetof(struct kvm_vcpu, arch.cp15));
166 DEFINE(VCPU_VFP_GUEST, offsetof(struct kvm_vcpu, arch.vfp_guest));
167 DEFINE(VCPU_VFP_HOST, offsetof(struct kvm_vcpu, arch.host_cpu_context));
168 DEFINE(VCPU_REGS, offsetof(struct kvm_vcpu, arch.regs));
169 DEFINE(VCPU_USR_REGS, offsetof(struct kvm_vcpu, arch.regs.usr_regs));
170 DEFINE(VCPU_SVC_REGS, offsetof(struct kvm_vcpu, arch.regs.svc_regs));
171 DEFINE(VCPU_ABT_REGS, offsetof(struct kvm_vcpu, arch.regs.abt_regs));
172 DEFINE(VCPU_UND_REGS, offsetof(struct kvm_vcpu, arch.regs.und_regs));
173 DEFINE(VCPU_IRQ_REGS, offsetof(struct kvm_vcpu, arch.regs.irq_regs));
174 DEFINE(VCPU_FIQ_REGS, offsetof(struct kvm_vcpu, arch.regs.fiq_regs));
175 DEFINE(VCPU_PC, offsetof(struct kvm_vcpu, arch.regs.usr_regs.ARM_pc));
176 DEFINE(VCPU_CPSR, offsetof(struct kvm_vcpu, arch.regs.usr_regs.ARM_cpsr));
177 DEFINE(VCPU_HCR, offsetof(struct kvm_vcpu, arch.hcr));
178 DEFINE(VCPU_IRQ_LINES, offsetof(struct kvm_vcpu, arch.irq_lines));
179 DEFINE(VCPU_HSR, offsetof(struct kvm_vcpu, arch.fault.hsr));
180 DEFINE(VCPU_HxFAR, offsetof(struct kvm_vcpu, arch.fault.hxfar));
181 DEFINE(VCPU_HPFAR, offsetof(struct kvm_vcpu, arch.fault.hpfar));
182 DEFINE(VCPU_HYP_PC, offsetof(struct kvm_vcpu, arch.fault.hyp_pc));
183#ifdef CONFIG_KVM_ARM_VGIC
184 DEFINE(VCPU_VGIC_CPU, offsetof(struct kvm_vcpu, arch.vgic_cpu));
185 DEFINE(VGIC_CPU_HCR, offsetof(struct vgic_cpu, vgic_hcr));
186 DEFINE(VGIC_CPU_VMCR, offsetof(struct vgic_cpu, vgic_vmcr));
187 DEFINE(VGIC_CPU_MISR, offsetof(struct vgic_cpu, vgic_misr));
188 DEFINE(VGIC_CPU_EISR, offsetof(struct vgic_cpu, vgic_eisr));
189 DEFINE(VGIC_CPU_ELRSR, offsetof(struct vgic_cpu, vgic_elrsr));
190 DEFINE(VGIC_CPU_APR, offsetof(struct vgic_cpu, vgic_apr));
191 DEFINE(VGIC_CPU_LR, offsetof(struct vgic_cpu, vgic_lr));
192 DEFINE(VGIC_CPU_NR_LR, offsetof(struct vgic_cpu, nr_lr));
193#ifdef CONFIG_KVM_ARM_TIMER
194 DEFINE(VCPU_TIMER_CNTV_CTL, offsetof(struct kvm_vcpu, arch.timer_cpu.cntv_ctl));
195 DEFINE(VCPU_TIMER_CNTV_CVAL, offsetof(struct kvm_vcpu, arch.timer_cpu.cntv_cval));
196 DEFINE(KVM_TIMER_CNTVOFF, offsetof(struct kvm, arch.timer.cntvoff));
197 DEFINE(KVM_TIMER_ENABLED, offsetof(struct kvm, arch.timer.enabled));
198#endif
199 DEFINE(KVM_VGIC_VCTRL, offsetof(struct kvm, arch.vgic.vctrl_base));
200#endif
201 DEFINE(KVM_VTTBR, offsetof(struct kvm, arch.vttbr));
202#endif
203 return 0;
204}
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright (C) 1995-2003 Russell King
4 * 2001-2002 Keith Owens
5 *
6 * Generate definitions needed by assembly language modules.
7 * This code generates raw asm output which is post-processed to extract
8 * and format the required data.
9 */
10#include <linux/compiler.h>
11#include <linux/sched.h>
12#include <linux/mm.h>
13#include <linux/dma-mapping.h>
14#include <asm/cacheflush.h>
15#include <asm/glue-df.h>
16#include <asm/glue-pf.h>
17#include <asm/mach/arch.h>
18#include <asm/thread_info.h>
19#include <asm/memory.h>
20#include <asm/mpu.h>
21#include <asm/procinfo.h>
22#include <asm/suspend.h>
23#include <asm/vdso_datapage.h>
24#include <asm/hardware/cache-l2x0.h>
25#include <linux/kbuild.h>
26#include "signal.h"
27
28/*
29 * Make sure that the compiler and target are compatible.
30 */
31#if defined(__APCS_26__)
32#error Sorry, your compiler targets APCS-26 but this kernel requires APCS-32
33#endif
34
35int main(void)
36{
37 DEFINE(TSK_ACTIVE_MM, offsetof(struct task_struct, active_mm));
38#ifdef CONFIG_STACKPROTECTOR
39 DEFINE(TSK_STACK_CANARY, offsetof(struct task_struct, stack_canary));
40#endif
41 BLANK();
42 DEFINE(TI_FLAGS, offsetof(struct thread_info, flags));
43 DEFINE(TI_PREEMPT, offsetof(struct thread_info, preempt_count));
44 DEFINE(TI_ADDR_LIMIT, offsetof(struct thread_info, addr_limit));
45 DEFINE(TI_TASK, offsetof(struct thread_info, task));
46 DEFINE(TI_CPU, offsetof(struct thread_info, cpu));
47 DEFINE(TI_CPU_DOMAIN, offsetof(struct thread_info, cpu_domain));
48 DEFINE(TI_CPU_SAVE, offsetof(struct thread_info, cpu_context));
49 DEFINE(TI_USED_CP, offsetof(struct thread_info, used_cp));
50 DEFINE(TI_TP_VALUE, offsetof(struct thread_info, tp_value));
51 DEFINE(TI_FPSTATE, offsetof(struct thread_info, fpstate));
52#ifdef CONFIG_VFP
53 DEFINE(TI_VFPSTATE, offsetof(struct thread_info, vfpstate));
54#ifdef CONFIG_SMP
55 DEFINE(VFP_CPU, offsetof(union vfp_state, hard.cpu));
56#endif
57#endif
58#ifdef CONFIG_ARM_THUMBEE
59 DEFINE(TI_THUMBEE_STATE, offsetof(struct thread_info, thumbee_state));
60#endif
61#ifdef CONFIG_IWMMXT
62 DEFINE(TI_IWMMXT_STATE, offsetof(struct thread_info, fpstate.iwmmxt));
63#endif
64#ifdef CONFIG_CRUNCH
65 DEFINE(TI_CRUNCH_STATE, offsetof(struct thread_info, crunchstate));
66#endif
67#ifdef CONFIG_STACKPROTECTOR_PER_TASK
68 DEFINE(TI_STACK_CANARY, offsetof(struct thread_info, stack_canary));
69#endif
70 DEFINE(THREAD_SZ_ORDER, THREAD_SIZE_ORDER);
71 BLANK();
72 DEFINE(S_R0, offsetof(struct pt_regs, ARM_r0));
73 DEFINE(S_R1, offsetof(struct pt_regs, ARM_r1));
74 DEFINE(S_R2, offsetof(struct pt_regs, ARM_r2));
75 DEFINE(S_R3, offsetof(struct pt_regs, ARM_r3));
76 DEFINE(S_R4, offsetof(struct pt_regs, ARM_r4));
77 DEFINE(S_R5, offsetof(struct pt_regs, ARM_r5));
78 DEFINE(S_R6, offsetof(struct pt_regs, ARM_r6));
79 DEFINE(S_R7, offsetof(struct pt_regs, ARM_r7));
80 DEFINE(S_R8, offsetof(struct pt_regs, ARM_r8));
81 DEFINE(S_R9, offsetof(struct pt_regs, ARM_r9));
82 DEFINE(S_R10, offsetof(struct pt_regs, ARM_r10));
83 DEFINE(S_FP, offsetof(struct pt_regs, ARM_fp));
84 DEFINE(S_IP, offsetof(struct pt_regs, ARM_ip));
85 DEFINE(S_SP, offsetof(struct pt_regs, ARM_sp));
86 DEFINE(S_LR, offsetof(struct pt_regs, ARM_lr));
87 DEFINE(S_PC, offsetof(struct pt_regs, ARM_pc));
88 DEFINE(S_PSR, offsetof(struct pt_regs, ARM_cpsr));
89 DEFINE(S_OLD_R0, offsetof(struct pt_regs, ARM_ORIG_r0));
90 DEFINE(PT_REGS_SIZE, sizeof(struct pt_regs));
91 DEFINE(SVC_DACR, offsetof(struct svc_pt_regs, dacr));
92 DEFINE(SVC_ADDR_LIMIT, offsetof(struct svc_pt_regs, addr_limit));
93 DEFINE(SVC_REGS_SIZE, sizeof(struct svc_pt_regs));
94 BLANK();
95 DEFINE(SIGFRAME_RC3_OFFSET, offsetof(struct sigframe, retcode[3]));
96 DEFINE(RT_SIGFRAME_RC3_OFFSET, offsetof(struct rt_sigframe, sig.retcode[3]));
97 BLANK();
98#ifdef CONFIG_CACHE_L2X0
99 DEFINE(L2X0_R_PHY_BASE, offsetof(struct l2x0_regs, phy_base));
100 DEFINE(L2X0_R_AUX_CTRL, offsetof(struct l2x0_regs, aux_ctrl));
101 DEFINE(L2X0_R_TAG_LATENCY, offsetof(struct l2x0_regs, tag_latency));
102 DEFINE(L2X0_R_DATA_LATENCY, offsetof(struct l2x0_regs, data_latency));
103 DEFINE(L2X0_R_FILTER_START, offsetof(struct l2x0_regs, filter_start));
104 DEFINE(L2X0_R_FILTER_END, offsetof(struct l2x0_regs, filter_end));
105 DEFINE(L2X0_R_PREFETCH_CTRL, offsetof(struct l2x0_regs, prefetch_ctrl));
106 DEFINE(L2X0_R_PWR_CTRL, offsetof(struct l2x0_regs, pwr_ctrl));
107 BLANK();
108#endif
109#ifdef CONFIG_CPU_HAS_ASID
110 DEFINE(MM_CONTEXT_ID, offsetof(struct mm_struct, context.id.counter));
111 BLANK();
112#endif
113 DEFINE(VMA_VM_MM, offsetof(struct vm_area_struct, vm_mm));
114 DEFINE(VMA_VM_FLAGS, offsetof(struct vm_area_struct, vm_flags));
115 BLANK();
116 DEFINE(VM_EXEC, VM_EXEC);
117 BLANK();
118 DEFINE(PAGE_SZ, PAGE_SIZE);
119 BLANK();
120 DEFINE(SYS_ERROR0, 0x9f0000);
121 BLANK();
122 DEFINE(SIZEOF_MACHINE_DESC, sizeof(struct machine_desc));
123 DEFINE(MACHINFO_TYPE, offsetof(struct machine_desc, nr));
124 DEFINE(MACHINFO_NAME, offsetof(struct machine_desc, name));
125 BLANK();
126 DEFINE(PROC_INFO_SZ, sizeof(struct proc_info_list));
127 DEFINE(PROCINFO_INITFUNC, offsetof(struct proc_info_list, __cpu_flush));
128 DEFINE(PROCINFO_MM_MMUFLAGS, offsetof(struct proc_info_list, __cpu_mm_mmu_flags));
129 DEFINE(PROCINFO_IO_MMUFLAGS, offsetof(struct proc_info_list, __cpu_io_mmu_flags));
130 BLANK();
131#ifdef MULTI_DABORT
132 DEFINE(PROCESSOR_DABT_FUNC, offsetof(struct processor, _data_abort));
133#endif
134#ifdef MULTI_PABORT
135 DEFINE(PROCESSOR_PABT_FUNC, offsetof(struct processor, _prefetch_abort));
136#endif
137#ifdef MULTI_CPU
138 DEFINE(CPU_SLEEP_SIZE, offsetof(struct processor, suspend_size));
139 DEFINE(CPU_DO_SUSPEND, offsetof(struct processor, do_suspend));
140 DEFINE(CPU_DO_RESUME, offsetof(struct processor, do_resume));
141#endif
142#ifdef MULTI_CACHE
143 DEFINE(CACHE_FLUSH_KERN_ALL, offsetof(struct cpu_cache_fns, flush_kern_all));
144#endif
145#ifdef CONFIG_ARM_CPU_SUSPEND
146 DEFINE(SLEEP_SAVE_SP_SZ, sizeof(struct sleep_save_sp));
147 DEFINE(SLEEP_SAVE_SP_PHYS, offsetof(struct sleep_save_sp, save_ptr_stash_phys));
148 DEFINE(SLEEP_SAVE_SP_VIRT, offsetof(struct sleep_save_sp, save_ptr_stash));
149#endif
150 BLANK();
151 DEFINE(DMA_BIDIRECTIONAL, DMA_BIDIRECTIONAL);
152 DEFINE(DMA_TO_DEVICE, DMA_TO_DEVICE);
153 DEFINE(DMA_FROM_DEVICE, DMA_FROM_DEVICE);
154 BLANK();
155 DEFINE(CACHE_WRITEBACK_ORDER, __CACHE_WRITEBACK_ORDER);
156 DEFINE(CACHE_WRITEBACK_GRANULE, __CACHE_WRITEBACK_GRANULE);
157 BLANK();
158#ifdef CONFIG_VDSO
159 DEFINE(VDSO_DATA_SIZE, sizeof(union vdso_data_store));
160#endif
161 BLANK();
162#ifdef CONFIG_ARM_MPU
163 DEFINE(MPU_RNG_INFO_RNGS, offsetof(struct mpu_rgn_info, rgns));
164 DEFINE(MPU_RNG_INFO_USED, offsetof(struct mpu_rgn_info, used));
165
166 DEFINE(MPU_RNG_SIZE, sizeof(struct mpu_rgn));
167 DEFINE(MPU_RGN_DRBAR, offsetof(struct mpu_rgn, drbar));
168 DEFINE(MPU_RGN_DRSR, offsetof(struct mpu_rgn, drsr));
169 DEFINE(MPU_RGN_DRACR, offsetof(struct mpu_rgn, dracr));
170 DEFINE(MPU_RGN_PRBAR, offsetof(struct mpu_rgn, prbar));
171 DEFINE(MPU_RGN_PRLAR, offsetof(struct mpu_rgn, prlar));
172#endif
173 return 0;
174}