Loading...
1/*
2 * Copyright (C) 2008, 2009 Provigent Ltd.
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 *
8 * Driver for the ARM PrimeCell(tm) General Purpose Input/Output (PL061)
9 *
10 * Data sheet: ARM DDI 0190B, September 2000
11 */
12#include <linux/spinlock.h>
13#include <linux/errno.h>
14#include <linux/module.h>
15#include <linux/list.h>
16#include <linux/io.h>
17#include <linux/ioport.h>
18#include <linux/irq.h>
19#include <linux/bitops.h>
20#include <linux/workqueue.h>
21#include <linux/gpio.h>
22#include <linux/device.h>
23#include <linux/amba/bus.h>
24#include <linux/amba/pl061.h>
25#include <linux/slab.h>
26
27#define GPIODIR 0x400
28#define GPIOIS 0x404
29#define GPIOIBE 0x408
30#define GPIOIEV 0x40C
31#define GPIOIE 0x410
32#define GPIORIS 0x414
33#define GPIOMIS 0x418
34#define GPIOIC 0x41C
35
36#define PL061_GPIO_NR 8
37
38struct pl061_gpio {
39 /* We use a list of pl061_gpio structs for each trigger IRQ in the main
40 * interrupts controller of the system. We need this to support systems
41 * in which more that one PL061s are connected to the same IRQ. The ISR
42 * interates through this list to find the source of the interrupt.
43 */
44 struct list_head list;
45
46 /* Each of the two spinlocks protects a different set of hardware
47 * regiters and data structurs. This decouples the code of the IRQ from
48 * the GPIO code. This also makes the case of a GPIO routine call from
49 * the IRQ code simpler.
50 */
51 spinlock_t lock; /* GPIO registers */
52 spinlock_t irq_lock; /* IRQ registers */
53
54 void __iomem *base;
55 unsigned irq_base;
56 struct gpio_chip gc;
57};
58
59static int pl061_direction_input(struct gpio_chip *gc, unsigned offset)
60{
61 struct pl061_gpio *chip = container_of(gc, struct pl061_gpio, gc);
62 unsigned long flags;
63 unsigned char gpiodir;
64
65 if (offset >= gc->ngpio)
66 return -EINVAL;
67
68 spin_lock_irqsave(&chip->lock, flags);
69 gpiodir = readb(chip->base + GPIODIR);
70 gpiodir &= ~(1 << offset);
71 writeb(gpiodir, chip->base + GPIODIR);
72 spin_unlock_irqrestore(&chip->lock, flags);
73
74 return 0;
75}
76
77static int pl061_direction_output(struct gpio_chip *gc, unsigned offset,
78 int value)
79{
80 struct pl061_gpio *chip = container_of(gc, struct pl061_gpio, gc);
81 unsigned long flags;
82 unsigned char gpiodir;
83
84 if (offset >= gc->ngpio)
85 return -EINVAL;
86
87 spin_lock_irqsave(&chip->lock, flags);
88 writeb(!!value << offset, chip->base + (1 << (offset + 2)));
89 gpiodir = readb(chip->base + GPIODIR);
90 gpiodir |= 1 << offset;
91 writeb(gpiodir, chip->base + GPIODIR);
92
93 /*
94 * gpio value is set again, because pl061 doesn't allow to set value of
95 * a gpio pin before configuring it in OUT mode.
96 */
97 writeb(!!value << offset, chip->base + (1 << (offset + 2)));
98 spin_unlock_irqrestore(&chip->lock, flags);
99
100 return 0;
101}
102
103static int pl061_get_value(struct gpio_chip *gc, unsigned offset)
104{
105 struct pl061_gpio *chip = container_of(gc, struct pl061_gpio, gc);
106
107 return !!readb(chip->base + (1 << (offset + 2)));
108}
109
110static void pl061_set_value(struct gpio_chip *gc, unsigned offset, int value)
111{
112 struct pl061_gpio *chip = container_of(gc, struct pl061_gpio, gc);
113
114 writeb(!!value << offset, chip->base + (1 << (offset + 2)));
115}
116
117static int pl061_to_irq(struct gpio_chip *gc, unsigned offset)
118{
119 struct pl061_gpio *chip = container_of(gc, struct pl061_gpio, gc);
120
121 if (chip->irq_base == (unsigned) -1)
122 return -EINVAL;
123
124 return chip->irq_base + offset;
125}
126
127/*
128 * PL061 GPIO IRQ
129 */
130static void pl061_irq_disable(struct irq_data *d)
131{
132 struct pl061_gpio *chip = irq_data_get_irq_chip_data(d);
133 int offset = d->irq - chip->irq_base;
134 unsigned long flags;
135 u8 gpioie;
136
137 spin_lock_irqsave(&chip->irq_lock, flags);
138 gpioie = readb(chip->base + GPIOIE);
139 gpioie &= ~(1 << offset);
140 writeb(gpioie, chip->base + GPIOIE);
141 spin_unlock_irqrestore(&chip->irq_lock, flags);
142}
143
144static void pl061_irq_enable(struct irq_data *d)
145{
146 struct pl061_gpio *chip = irq_data_get_irq_chip_data(d);
147 int offset = d->irq - chip->irq_base;
148 unsigned long flags;
149 u8 gpioie;
150
151 spin_lock_irqsave(&chip->irq_lock, flags);
152 gpioie = readb(chip->base + GPIOIE);
153 gpioie |= 1 << offset;
154 writeb(gpioie, chip->base + GPIOIE);
155 spin_unlock_irqrestore(&chip->irq_lock, flags);
156}
157
158static int pl061_irq_type(struct irq_data *d, unsigned trigger)
159{
160 struct pl061_gpio *chip = irq_data_get_irq_chip_data(d);
161 int offset = d->irq - chip->irq_base;
162 unsigned long flags;
163 u8 gpiois, gpioibe, gpioiev;
164
165 if (offset < 0 || offset >= PL061_GPIO_NR)
166 return -EINVAL;
167
168 spin_lock_irqsave(&chip->irq_lock, flags);
169
170 gpioiev = readb(chip->base + GPIOIEV);
171
172 gpiois = readb(chip->base + GPIOIS);
173 if (trigger & (IRQ_TYPE_LEVEL_HIGH | IRQ_TYPE_LEVEL_LOW)) {
174 gpiois |= 1 << offset;
175 if (trigger & IRQ_TYPE_LEVEL_HIGH)
176 gpioiev |= 1 << offset;
177 else
178 gpioiev &= ~(1 << offset);
179 } else
180 gpiois &= ~(1 << offset);
181 writeb(gpiois, chip->base + GPIOIS);
182
183 gpioibe = readb(chip->base + GPIOIBE);
184 if ((trigger & IRQ_TYPE_EDGE_BOTH) == IRQ_TYPE_EDGE_BOTH)
185 gpioibe |= 1 << offset;
186 else {
187 gpioibe &= ~(1 << offset);
188 if (trigger & IRQ_TYPE_EDGE_RISING)
189 gpioiev |= 1 << offset;
190 else if (trigger & IRQ_TYPE_EDGE_FALLING)
191 gpioiev &= ~(1 << offset);
192 }
193 writeb(gpioibe, chip->base + GPIOIBE);
194
195 writeb(gpioiev, chip->base + GPIOIEV);
196
197 spin_unlock_irqrestore(&chip->irq_lock, flags);
198
199 return 0;
200}
201
202static struct irq_chip pl061_irqchip = {
203 .name = "GPIO",
204 .irq_enable = pl061_irq_enable,
205 .irq_disable = pl061_irq_disable,
206 .irq_set_type = pl061_irq_type,
207};
208
209static void pl061_irq_handler(unsigned irq, struct irq_desc *desc)
210{
211 struct list_head *chip_list = irq_get_handler_data(irq);
212 struct list_head *ptr;
213 struct pl061_gpio *chip;
214
215 desc->irq_data.chip->irq_ack(&desc->irq_data);
216 list_for_each(ptr, chip_list) {
217 unsigned long pending;
218 int offset;
219
220 chip = list_entry(ptr, struct pl061_gpio, list);
221 pending = readb(chip->base + GPIOMIS);
222 writeb(pending, chip->base + GPIOIC);
223
224 if (pending == 0)
225 continue;
226
227 for_each_set_bit(offset, &pending, PL061_GPIO_NR)
228 generic_handle_irq(pl061_to_irq(&chip->gc, offset));
229 }
230 desc->irq_data.chip->irq_unmask(&desc->irq_data);
231}
232
233static int pl061_probe(struct amba_device *dev, const struct amba_id *id)
234{
235 struct pl061_platform_data *pdata;
236 struct pl061_gpio *chip;
237 struct list_head *chip_list;
238 int ret, irq, i;
239 static DECLARE_BITMAP(init_irq, NR_IRQS);
240
241 pdata = dev->dev.platform_data;
242 if (pdata == NULL)
243 return -ENODEV;
244
245 chip = kzalloc(sizeof(*chip), GFP_KERNEL);
246 if (chip == NULL)
247 return -ENOMEM;
248
249 if (!request_mem_region(dev->res.start,
250 resource_size(&dev->res), "pl061")) {
251 ret = -EBUSY;
252 goto free_mem;
253 }
254
255 chip->base = ioremap(dev->res.start, resource_size(&dev->res));
256 if (chip->base == NULL) {
257 ret = -ENOMEM;
258 goto release_region;
259 }
260
261 spin_lock_init(&chip->lock);
262 spin_lock_init(&chip->irq_lock);
263 INIT_LIST_HEAD(&chip->list);
264
265 chip->gc.direction_input = pl061_direction_input;
266 chip->gc.direction_output = pl061_direction_output;
267 chip->gc.get = pl061_get_value;
268 chip->gc.set = pl061_set_value;
269 chip->gc.to_irq = pl061_to_irq;
270 chip->gc.base = pdata->gpio_base;
271 chip->gc.ngpio = PL061_GPIO_NR;
272 chip->gc.label = dev_name(&dev->dev);
273 chip->gc.dev = &dev->dev;
274 chip->gc.owner = THIS_MODULE;
275
276 chip->irq_base = pdata->irq_base;
277
278 ret = gpiochip_add(&chip->gc);
279 if (ret)
280 goto iounmap;
281
282 /*
283 * irq_chip support
284 */
285
286 if (chip->irq_base == (unsigned) -1)
287 return 0;
288
289 writeb(0, chip->base + GPIOIE); /* disable irqs */
290 irq = dev->irq[0];
291 if (irq < 0) {
292 ret = -ENODEV;
293 goto iounmap;
294 }
295 irq_set_chained_handler(irq, pl061_irq_handler);
296 if (!test_and_set_bit(irq, init_irq)) { /* list initialized? */
297 chip_list = kmalloc(sizeof(*chip_list), GFP_KERNEL);
298 if (chip_list == NULL) {
299 clear_bit(irq, init_irq);
300 ret = -ENOMEM;
301 goto iounmap;
302 }
303 INIT_LIST_HEAD(chip_list);
304 irq_set_handler_data(irq, chip_list);
305 } else
306 chip_list = irq_get_handler_data(irq);
307 list_add(&chip->list, chip_list);
308
309 for (i = 0; i < PL061_GPIO_NR; i++) {
310 if (pdata->directions & (1 << i))
311 pl061_direction_output(&chip->gc, i,
312 pdata->values & (1 << i));
313 else
314 pl061_direction_input(&chip->gc, i);
315
316 irq_set_chip_and_handler(i + chip->irq_base, &pl061_irqchip,
317 handle_simple_irq);
318 set_irq_flags(i+chip->irq_base, IRQF_VALID);
319 irq_set_chip_data(i + chip->irq_base, chip);
320 }
321
322 return 0;
323
324iounmap:
325 iounmap(chip->base);
326release_region:
327 release_mem_region(dev->res.start, resource_size(&dev->res));
328free_mem:
329 kfree(chip);
330
331 return ret;
332}
333
334static struct amba_id pl061_ids[] = {
335 {
336 .id = 0x00041061,
337 .mask = 0x000fffff,
338 },
339 { 0, 0 },
340};
341
342static struct amba_driver pl061_gpio_driver = {
343 .drv = {
344 .name = "pl061_gpio",
345 },
346 .id_table = pl061_ids,
347 .probe = pl061_probe,
348};
349
350static int __init pl061_gpio_init(void)
351{
352 return amba_driver_register(&pl061_gpio_driver);
353}
354subsys_initcall(pl061_gpio_init);
355
356MODULE_AUTHOR("Baruch Siach <baruch@tkos.co.il>");
357MODULE_DESCRIPTION("PL061 GPIO driver");
358MODULE_LICENSE("GPL");
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright (C) 2008, 2009 Provigent Ltd.
4 *
5 * Author: Baruch Siach <baruch@tkos.co.il>
6 *
7 * Driver for the ARM PrimeCell(tm) General Purpose Input/Output (PL061)
8 *
9 * Data sheet: ARM DDI 0190B, September 2000
10 */
11#include <linux/amba/bus.h>
12#include <linux/bitops.h>
13#include <linux/device.h>
14#include <linux/errno.h>
15#include <linux/gpio/driver.h>
16#include <linux/init.h>
17#include <linux/interrupt.h>
18#include <linux/io.h>
19#include <linux/ioport.h>
20#include <linux/irq.h>
21#include <linux/irqchip/chained_irq.h>
22#include <linux/module.h>
23#include <linux/pinctrl/consumer.h>
24#include <linux/pm.h>
25#include <linux/seq_file.h>
26#include <linux/slab.h>
27#include <linux/spinlock.h>
28
29#define GPIODIR 0x400
30#define GPIOIS 0x404
31#define GPIOIBE 0x408
32#define GPIOIEV 0x40C
33#define GPIOIE 0x410
34#define GPIORIS 0x414
35#define GPIOMIS 0x418
36#define GPIOIC 0x41C
37
38#define PL061_GPIO_NR 8
39
40#ifdef CONFIG_PM
41struct pl061_context_save_regs {
42 u8 gpio_data;
43 u8 gpio_dir;
44 u8 gpio_is;
45 u8 gpio_ibe;
46 u8 gpio_iev;
47 u8 gpio_ie;
48};
49#endif
50
51struct pl061 {
52 raw_spinlock_t lock;
53
54 void __iomem *base;
55 struct gpio_chip gc;
56 int parent_irq;
57
58#ifdef CONFIG_PM
59 struct pl061_context_save_regs csave_regs;
60#endif
61};
62
63static int pl061_get_direction(struct gpio_chip *gc, unsigned offset)
64{
65 struct pl061 *pl061 = gpiochip_get_data(gc);
66
67 if (readb(pl061->base + GPIODIR) & BIT(offset))
68 return GPIO_LINE_DIRECTION_OUT;
69
70 return GPIO_LINE_DIRECTION_IN;
71}
72
73static int pl061_direction_input(struct gpio_chip *gc, unsigned offset)
74{
75 struct pl061 *pl061 = gpiochip_get_data(gc);
76 unsigned long flags;
77 unsigned char gpiodir;
78
79 raw_spin_lock_irqsave(&pl061->lock, flags);
80 gpiodir = readb(pl061->base + GPIODIR);
81 gpiodir &= ~(BIT(offset));
82 writeb(gpiodir, pl061->base + GPIODIR);
83 raw_spin_unlock_irqrestore(&pl061->lock, flags);
84
85 return 0;
86}
87
88static int pl061_direction_output(struct gpio_chip *gc, unsigned offset,
89 int value)
90{
91 struct pl061 *pl061 = gpiochip_get_data(gc);
92 unsigned long flags;
93 unsigned char gpiodir;
94
95 raw_spin_lock_irqsave(&pl061->lock, flags);
96 writeb(!!value << offset, pl061->base + (BIT(offset + 2)));
97 gpiodir = readb(pl061->base + GPIODIR);
98 gpiodir |= BIT(offset);
99 writeb(gpiodir, pl061->base + GPIODIR);
100
101 /*
102 * gpio value is set again, because pl061 doesn't allow to set value of
103 * a gpio pin before configuring it in OUT mode.
104 */
105 writeb(!!value << offset, pl061->base + (BIT(offset + 2)));
106 raw_spin_unlock_irqrestore(&pl061->lock, flags);
107
108 return 0;
109}
110
111static int pl061_get_value(struct gpio_chip *gc, unsigned offset)
112{
113 struct pl061 *pl061 = gpiochip_get_data(gc);
114
115 return !!readb(pl061->base + (BIT(offset + 2)));
116}
117
118static void pl061_set_value(struct gpio_chip *gc, unsigned offset, int value)
119{
120 struct pl061 *pl061 = gpiochip_get_data(gc);
121
122 writeb(!!value << offset, pl061->base + (BIT(offset + 2)));
123}
124
125static int pl061_irq_type(struct irq_data *d, unsigned trigger)
126{
127 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
128 struct pl061 *pl061 = gpiochip_get_data(gc);
129 int offset = irqd_to_hwirq(d);
130 unsigned long flags;
131 u8 gpiois, gpioibe, gpioiev;
132 u8 bit = BIT(offset);
133
134 if (offset < 0 || offset >= PL061_GPIO_NR)
135 return -EINVAL;
136
137 if ((trigger & (IRQ_TYPE_LEVEL_HIGH | IRQ_TYPE_LEVEL_LOW)) &&
138 (trigger & (IRQ_TYPE_EDGE_RISING | IRQ_TYPE_EDGE_FALLING)))
139 {
140 dev_err(gc->parent,
141 "trying to configure line %d for both level and edge "
142 "detection, choose one!\n",
143 offset);
144 return -EINVAL;
145 }
146
147
148 raw_spin_lock_irqsave(&pl061->lock, flags);
149
150 gpioiev = readb(pl061->base + GPIOIEV);
151 gpiois = readb(pl061->base + GPIOIS);
152 gpioibe = readb(pl061->base + GPIOIBE);
153
154 if (trigger & (IRQ_TYPE_LEVEL_HIGH | IRQ_TYPE_LEVEL_LOW)) {
155 bool polarity = trigger & IRQ_TYPE_LEVEL_HIGH;
156
157 /* Disable edge detection */
158 gpioibe &= ~bit;
159 /* Enable level detection */
160 gpiois |= bit;
161 /* Select polarity */
162 if (polarity)
163 gpioiev |= bit;
164 else
165 gpioiev &= ~bit;
166 irq_set_handler_locked(d, handle_level_irq);
167 dev_dbg(gc->parent, "line %d: IRQ on %s level\n",
168 offset,
169 polarity ? "HIGH" : "LOW");
170 } else if ((trigger & IRQ_TYPE_EDGE_BOTH) == IRQ_TYPE_EDGE_BOTH) {
171 /* Disable level detection */
172 gpiois &= ~bit;
173 /* Select both edges, setting this makes GPIOEV be ignored */
174 gpioibe |= bit;
175 irq_set_handler_locked(d, handle_edge_irq);
176 dev_dbg(gc->parent, "line %d: IRQ on both edges\n", offset);
177 } else if ((trigger & IRQ_TYPE_EDGE_RISING) ||
178 (trigger & IRQ_TYPE_EDGE_FALLING)) {
179 bool rising = trigger & IRQ_TYPE_EDGE_RISING;
180
181 /* Disable level detection */
182 gpiois &= ~bit;
183 /* Clear detection on both edges */
184 gpioibe &= ~bit;
185 /* Select edge */
186 if (rising)
187 gpioiev |= bit;
188 else
189 gpioiev &= ~bit;
190 irq_set_handler_locked(d, handle_edge_irq);
191 dev_dbg(gc->parent, "line %d: IRQ on %s edge\n",
192 offset,
193 rising ? "RISING" : "FALLING");
194 } else {
195 /* No trigger: disable everything */
196 gpiois &= ~bit;
197 gpioibe &= ~bit;
198 gpioiev &= ~bit;
199 irq_set_handler_locked(d, handle_bad_irq);
200 dev_warn(gc->parent, "no trigger selected for line %d\n",
201 offset);
202 }
203
204 writeb(gpiois, pl061->base + GPIOIS);
205 writeb(gpioibe, pl061->base + GPIOIBE);
206 writeb(gpioiev, pl061->base + GPIOIEV);
207
208 raw_spin_unlock_irqrestore(&pl061->lock, flags);
209
210 return 0;
211}
212
213static void pl061_irq_handler(struct irq_desc *desc)
214{
215 unsigned long pending;
216 int offset;
217 struct gpio_chip *gc = irq_desc_get_handler_data(desc);
218 struct pl061 *pl061 = gpiochip_get_data(gc);
219 struct irq_chip *irqchip = irq_desc_get_chip(desc);
220
221 chained_irq_enter(irqchip, desc);
222
223 pending = readb(pl061->base + GPIOMIS);
224 if (pending) {
225 for_each_set_bit(offset, &pending, PL061_GPIO_NR)
226 generic_handle_domain_irq(gc->irq.domain,
227 offset);
228 }
229
230 chained_irq_exit(irqchip, desc);
231}
232
233static void pl061_irq_mask(struct irq_data *d)
234{
235 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
236 struct pl061 *pl061 = gpiochip_get_data(gc);
237 u8 mask = BIT(irqd_to_hwirq(d) % PL061_GPIO_NR);
238 u8 gpioie;
239
240 raw_spin_lock(&pl061->lock);
241 gpioie = readb(pl061->base + GPIOIE) & ~mask;
242 writeb(gpioie, pl061->base + GPIOIE);
243 raw_spin_unlock(&pl061->lock);
244
245 gpiochip_disable_irq(gc, d->hwirq);
246}
247
248static void pl061_irq_unmask(struct irq_data *d)
249{
250 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
251 struct pl061 *pl061 = gpiochip_get_data(gc);
252 u8 mask = BIT(irqd_to_hwirq(d) % PL061_GPIO_NR);
253 u8 gpioie;
254
255 gpiochip_enable_irq(gc, d->hwirq);
256
257 raw_spin_lock(&pl061->lock);
258 gpioie = readb(pl061->base + GPIOIE) | mask;
259 writeb(gpioie, pl061->base + GPIOIE);
260 raw_spin_unlock(&pl061->lock);
261}
262
263/**
264 * pl061_irq_ack() - ACK an edge IRQ
265 * @d: IRQ data for this IRQ
266 *
267 * This gets called from the edge IRQ handler to ACK the edge IRQ
268 * in the GPIOIC (interrupt-clear) register. For level IRQs this is
269 * not needed: these go away when the level signal goes away.
270 */
271static void pl061_irq_ack(struct irq_data *d)
272{
273 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
274 struct pl061 *pl061 = gpiochip_get_data(gc);
275 u8 mask = BIT(irqd_to_hwirq(d) % PL061_GPIO_NR);
276
277 raw_spin_lock(&pl061->lock);
278 writeb(mask, pl061->base + GPIOIC);
279 raw_spin_unlock(&pl061->lock);
280}
281
282static int pl061_irq_set_wake(struct irq_data *d, unsigned int state)
283{
284 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
285 struct pl061 *pl061 = gpiochip_get_data(gc);
286
287 return irq_set_irq_wake(pl061->parent_irq, state);
288}
289
290static void pl061_irq_print_chip(struct irq_data *data, struct seq_file *p)
291{
292 struct gpio_chip *gc = irq_data_get_irq_chip_data(data);
293
294 seq_printf(p, dev_name(gc->parent));
295}
296
297static const struct irq_chip pl061_irq_chip = {
298 .irq_ack = pl061_irq_ack,
299 .irq_mask = pl061_irq_mask,
300 .irq_unmask = pl061_irq_unmask,
301 .irq_set_type = pl061_irq_type,
302 .irq_set_wake = pl061_irq_set_wake,
303 .irq_print_chip = pl061_irq_print_chip,
304 .flags = IRQCHIP_IMMUTABLE,
305 GPIOCHIP_IRQ_RESOURCE_HELPERS,
306};
307
308static int pl061_probe(struct amba_device *adev, const struct amba_id *id)
309{
310 struct device *dev = &adev->dev;
311 struct pl061 *pl061;
312 struct gpio_irq_chip *girq;
313 int ret, irq;
314
315 pl061 = devm_kzalloc(dev, sizeof(*pl061), GFP_KERNEL);
316 if (pl061 == NULL)
317 return -ENOMEM;
318
319 pl061->base = devm_ioremap_resource(dev, &adev->res);
320 if (IS_ERR(pl061->base))
321 return PTR_ERR(pl061->base);
322
323 raw_spin_lock_init(&pl061->lock);
324 pl061->gc.request = gpiochip_generic_request;
325 pl061->gc.free = gpiochip_generic_free;
326 pl061->gc.base = -1;
327 pl061->gc.get_direction = pl061_get_direction;
328 pl061->gc.direction_input = pl061_direction_input;
329 pl061->gc.direction_output = pl061_direction_output;
330 pl061->gc.get = pl061_get_value;
331 pl061->gc.set = pl061_set_value;
332 pl061->gc.ngpio = PL061_GPIO_NR;
333 pl061->gc.label = dev_name(dev);
334 pl061->gc.parent = dev;
335 pl061->gc.owner = THIS_MODULE;
336
337 /*
338 * irq_chip support
339 */
340 writeb(0, pl061->base + GPIOIE); /* disable irqs */
341 irq = adev->irq[0];
342 if (!irq)
343 dev_warn(&adev->dev, "IRQ support disabled\n");
344 pl061->parent_irq = irq;
345
346 girq = &pl061->gc.irq;
347 gpio_irq_chip_set_chip(girq, &pl061_irq_chip);
348 girq->parent_handler = pl061_irq_handler;
349 girq->num_parents = 1;
350 girq->parents = devm_kcalloc(dev, 1, sizeof(*girq->parents),
351 GFP_KERNEL);
352 if (!girq->parents)
353 return -ENOMEM;
354 girq->parents[0] = irq;
355 girq->default_type = IRQ_TYPE_NONE;
356 girq->handler = handle_bad_irq;
357
358 ret = devm_gpiochip_add_data(dev, &pl061->gc, pl061);
359 if (ret)
360 return ret;
361
362 amba_set_drvdata(adev, pl061);
363 dev_info(dev, "PL061 GPIO chip registered\n");
364
365 return 0;
366}
367
368#ifdef CONFIG_PM
369static int pl061_suspend(struct device *dev)
370{
371 struct pl061 *pl061 = dev_get_drvdata(dev);
372 int offset;
373
374 pl061->csave_regs.gpio_data = 0;
375 pl061->csave_regs.gpio_dir = readb(pl061->base + GPIODIR);
376 pl061->csave_regs.gpio_is = readb(pl061->base + GPIOIS);
377 pl061->csave_regs.gpio_ibe = readb(pl061->base + GPIOIBE);
378 pl061->csave_regs.gpio_iev = readb(pl061->base + GPIOIEV);
379 pl061->csave_regs.gpio_ie = readb(pl061->base + GPIOIE);
380
381 for (offset = 0; offset < PL061_GPIO_NR; offset++) {
382 if (pl061->csave_regs.gpio_dir & (BIT(offset)))
383 pl061->csave_regs.gpio_data |=
384 pl061_get_value(&pl061->gc, offset) << offset;
385 }
386
387 return 0;
388}
389
390static int pl061_resume(struct device *dev)
391{
392 struct pl061 *pl061 = dev_get_drvdata(dev);
393 int offset;
394
395 for (offset = 0; offset < PL061_GPIO_NR; offset++) {
396 if (pl061->csave_regs.gpio_dir & (BIT(offset)))
397 pl061_direction_output(&pl061->gc, offset,
398 pl061->csave_regs.gpio_data &
399 (BIT(offset)));
400 else
401 pl061_direction_input(&pl061->gc, offset);
402 }
403
404 writeb(pl061->csave_regs.gpio_is, pl061->base + GPIOIS);
405 writeb(pl061->csave_regs.gpio_ibe, pl061->base + GPIOIBE);
406 writeb(pl061->csave_regs.gpio_iev, pl061->base + GPIOIEV);
407 writeb(pl061->csave_regs.gpio_ie, pl061->base + GPIOIE);
408
409 return 0;
410}
411
412static const struct dev_pm_ops pl061_dev_pm_ops = {
413 .suspend = pl061_suspend,
414 .resume = pl061_resume,
415 .freeze = pl061_suspend,
416 .restore = pl061_resume,
417};
418#endif
419
420static const struct amba_id pl061_ids[] = {
421 {
422 .id = 0x00041061,
423 .mask = 0x000fffff,
424 },
425 { 0, 0 },
426};
427MODULE_DEVICE_TABLE(amba, pl061_ids);
428
429static struct amba_driver pl061_gpio_driver = {
430 .drv = {
431 .name = "pl061_gpio",
432#ifdef CONFIG_PM
433 .pm = &pl061_dev_pm_ops,
434#endif
435 },
436 .id_table = pl061_ids,
437 .probe = pl061_probe,
438};
439module_amba_driver(pl061_gpio_driver);
440
441MODULE_LICENSE("GPL v2");