Loading...
1/*
2 * Copyright (C) 2009 Thomas Gleixner <tglx@linutronix.de>
3 *
4 * For licencing details see kernel-base/COPYING
5 */
6#include <linux/init.h>
7#include <linux/ioport.h>
8#include <linux/module.h>
9#include <linux/pci.h>
10
11#include <asm/bios_ebda.h>
12#include <asm/paravirt.h>
13#include <asm/pci_x86.h>
14#include <asm/pci.h>
15#include <asm/mpspec.h>
16#include <asm/setup.h>
17#include <asm/apic.h>
18#include <asm/e820.h>
19#include <asm/time.h>
20#include <asm/irq.h>
21#include <asm/pat.h>
22#include <asm/tsc.h>
23#include <asm/iommu.h>
24
25void __cpuinit x86_init_noop(void) { }
26void __init x86_init_uint_noop(unsigned int unused) { }
27void __init x86_init_pgd_noop(pgd_t *unused) { }
28int __init iommu_init_noop(void) { return 0; }
29void iommu_shutdown_noop(void) { }
30
31/*
32 * The platform setup functions are preset with the default functions
33 * for standard PC hardware.
34 */
35struct x86_init_ops x86_init __initdata = {
36
37 .resources = {
38 .probe_roms = probe_roms,
39 .reserve_resources = reserve_standard_io_resources,
40 .memory_setup = default_machine_specific_memory_setup,
41 },
42
43 .mpparse = {
44 .mpc_record = x86_init_uint_noop,
45 .setup_ioapic_ids = x86_init_noop,
46 .mpc_apic_id = default_mpc_apic_id,
47 .smp_read_mpc_oem = default_smp_read_mpc_oem,
48 .mpc_oem_bus_info = default_mpc_oem_bus_info,
49 .find_smp_config = default_find_smp_config,
50 .get_smp_config = default_get_smp_config,
51 },
52
53 .irqs = {
54 .pre_vector_init = init_ISA_irqs,
55 .intr_init = native_init_IRQ,
56 .trap_init = x86_init_noop,
57 },
58
59 .oem = {
60 .arch_setup = x86_init_noop,
61 .banner = default_banner,
62 },
63
64 .mapping = {
65 .pagetable_reserve = native_pagetable_reserve,
66 },
67
68 .paging = {
69 .pagetable_setup_start = native_pagetable_setup_start,
70 .pagetable_setup_done = native_pagetable_setup_done,
71 },
72
73 .timers = {
74 .setup_percpu_clockev = setup_boot_APIC_clock,
75 .tsc_pre_init = x86_init_noop,
76 .timer_init = hpet_time_init,
77 .wallclock_init = x86_init_noop,
78 },
79
80 .iommu = {
81 .iommu_init = iommu_init_noop,
82 },
83
84 .pci = {
85 .init = x86_default_pci_init,
86 .init_irq = x86_default_pci_init_irq,
87 .fixup_irqs = x86_default_pci_fixup_irqs,
88 },
89};
90
91struct x86_cpuinit_ops x86_cpuinit __cpuinitdata = {
92 .setup_percpu_clockev = setup_secondary_APIC_clock,
93};
94
95static void default_nmi_init(void) { };
96static int default_i8042_detect(void) { return 1; };
97
98struct x86_platform_ops x86_platform = {
99 .calibrate_tsc = native_calibrate_tsc,
100 .get_wallclock = mach_get_cmos_time,
101 .set_wallclock = mach_set_rtc_mmss,
102 .iommu_shutdown = iommu_shutdown_noop,
103 .is_untracked_pat_range = is_ISA_range,
104 .nmi_init = default_nmi_init,
105 .i8042_detect = default_i8042_detect
106};
107
108EXPORT_SYMBOL_GPL(x86_platform);
109struct x86_msi_ops x86_msi = {
110 .setup_msi_irqs = native_setup_msi_irqs,
111 .teardown_msi_irq = native_teardown_msi_irq,
112 .teardown_msi_irqs = default_teardown_msi_irqs,
113};
1/*
2 * Copyright (C) 2009 Thomas Gleixner <tglx@linutronix.de>
3 *
4 * For licencing details see kernel-base/COPYING
5 */
6#include <linux/init.h>
7#include <linux/ioport.h>
8#include <linux/module.h>
9#include <linux/pci.h>
10
11#include <asm/bios_ebda.h>
12#include <asm/paravirt.h>
13#include <asm/pci_x86.h>
14#include <asm/mpspec.h>
15#include <asm/setup.h>
16#include <asm/apic.h>
17#include <asm/e820.h>
18#include <asm/time.h>
19#include <asm/irq.h>
20#include <asm/io_apic.h>
21#include <asm/hpet.h>
22#include <asm/pat.h>
23#include <asm/tsc.h>
24#include <asm/iommu.h>
25#include <asm/mach_traps.h>
26
27void x86_init_noop(void) { }
28void __init x86_init_uint_noop(unsigned int unused) { }
29int __init iommu_init_noop(void) { return 0; }
30void iommu_shutdown_noop(void) { }
31
32/*
33 * The platform setup functions are preset with the default functions
34 * for standard PC hardware.
35 */
36struct x86_init_ops x86_init __initdata = {
37
38 .resources = {
39 .probe_roms = probe_roms,
40 .reserve_resources = reserve_standard_io_resources,
41 .memory_setup = default_machine_specific_memory_setup,
42 },
43
44 .mpparse = {
45 .mpc_record = x86_init_uint_noop,
46 .setup_ioapic_ids = x86_init_noop,
47 .mpc_apic_id = default_mpc_apic_id,
48 .smp_read_mpc_oem = default_smp_read_mpc_oem,
49 .mpc_oem_bus_info = default_mpc_oem_bus_info,
50 .find_smp_config = default_find_smp_config,
51 .get_smp_config = default_get_smp_config,
52 },
53
54 .irqs = {
55 .pre_vector_init = init_ISA_irqs,
56 .intr_init = native_init_IRQ,
57 .trap_init = x86_init_noop,
58 },
59
60 .oem = {
61 .arch_setup = x86_init_noop,
62 .banner = default_banner,
63 },
64
65 .paging = {
66 .pagetable_init = native_pagetable_init,
67 },
68
69 .timers = {
70 .setup_percpu_clockev = setup_boot_APIC_clock,
71 .timer_init = hpet_time_init,
72 .wallclock_init = x86_init_noop,
73 },
74
75 .iommu = {
76 .iommu_init = iommu_init_noop,
77 },
78
79 .pci = {
80 .init = x86_default_pci_init,
81 .init_irq = x86_default_pci_init_irq,
82 .fixup_irqs = x86_default_pci_fixup_irqs,
83 },
84};
85
86struct x86_cpuinit_ops x86_cpuinit = {
87 .early_percpu_clock_init = x86_init_noop,
88 .setup_percpu_clockev = setup_secondary_APIC_clock,
89};
90
91static void default_nmi_init(void) { };
92static int default_i8042_detect(void) { return 1; };
93
94struct x86_platform_ops x86_platform = {
95 .calibrate_tsc = native_calibrate_tsc,
96 .get_wallclock = mach_get_cmos_time,
97 .set_wallclock = mach_set_rtc_mmss,
98 .iommu_shutdown = iommu_shutdown_noop,
99 .is_untracked_pat_range = is_ISA_range,
100 .nmi_init = default_nmi_init,
101 .get_nmi_reason = default_get_nmi_reason,
102 .i8042_detect = default_i8042_detect,
103 .save_sched_clock_state = tsc_save_sched_clock_state,
104 .restore_sched_clock_state = tsc_restore_sched_clock_state,
105};
106
107EXPORT_SYMBOL_GPL(x86_platform);
108
109#if defined(CONFIG_PCI_MSI)
110struct x86_msi_ops x86_msi = {
111 .setup_msi_irqs = native_setup_msi_irqs,
112 .teardown_msi_irq = native_teardown_msi_irq,
113 .teardown_msi_irqs = default_teardown_msi_irqs,
114 .restore_msi_irqs = default_restore_msi_irqs,
115};
116
117/* MSI arch specific hooks */
118int arch_setup_msi_irqs(struct pci_dev *dev, int nvec, int type)
119{
120 return x86_msi.setup_msi_irqs(dev, nvec, type);
121}
122
123void arch_teardown_msi_irqs(struct pci_dev *dev)
124{
125 x86_msi.teardown_msi_irqs(dev);
126}
127
128void arch_teardown_msi_irq(unsigned int irq)
129{
130 x86_msi.teardown_msi_irq(irq);
131}
132
133void arch_restore_msi_irqs(struct pci_dev *dev)
134{
135 x86_msi.restore_msi_irqs(dev);
136}
137#endif
138
139struct x86_io_apic_ops x86_io_apic_ops = {
140 .read = native_io_apic_read,
141 .disable = native_disable_io_apic,
142};