Loading...
1/*
2 * Watchdog driver for IMX2 and later processors
3 *
4 * Copyright (C) 2010 Wolfram Sang, Pengutronix e.K. <w.sang@pengutronix.de>
5 *
6 * some parts adapted by similar drivers from Darius Augulis and Vladimir
7 * Zapolskiy, additional improvements by Wim Van Sebroeck.
8 *
9 * This program is free software; you can redistribute it and/or modify it
10 * under the terms of the GNU General Public License version 2 as published by
11 * the Free Software Foundation.
12 *
13 * NOTE: MX1 has a slightly different Watchdog than MX2 and later:
14 *
15 * MX1: MX2+:
16 * ---- -----
17 * Registers: 32-bit 16-bit
18 * Stopable timer: Yes No
19 * Need to enable clk: No Yes
20 * Halt on suspend: Manual Can be automatic
21 */
22
23#include <linux/init.h>
24#include <linux/kernel.h>
25#include <linux/miscdevice.h>
26#include <linux/module.h>
27#include <linux/moduleparam.h>
28#include <linux/platform_device.h>
29#include <linux/watchdog.h>
30#include <linux/clk.h>
31#include <linux/fs.h>
32#include <linux/io.h>
33#include <linux/uaccess.h>
34#include <linux/timer.h>
35#include <linux/jiffies.h>
36#include <mach/hardware.h>
37
38#define DRIVER_NAME "imx2-wdt"
39
40#define IMX2_WDT_WCR 0x00 /* Control Register */
41#define IMX2_WDT_WCR_WT (0xFF << 8) /* -> Watchdog Timeout Field */
42#define IMX2_WDT_WCR_WRE (1 << 3) /* -> WDOG Reset Enable */
43#define IMX2_WDT_WCR_WDE (1 << 2) /* -> Watchdog Enable */
44
45#define IMX2_WDT_WSR 0x02 /* Service Register */
46#define IMX2_WDT_SEQ1 0x5555 /* -> service sequence 1 */
47#define IMX2_WDT_SEQ2 0xAAAA /* -> service sequence 2 */
48
49#define IMX2_WDT_MAX_TIME 128
50#define IMX2_WDT_DEFAULT_TIME 60 /* in seconds */
51
52#define WDOG_SEC_TO_COUNT(s) ((s * 2 - 1) << 8)
53
54#define IMX2_WDT_STATUS_OPEN 0
55#define IMX2_WDT_STATUS_STARTED 1
56#define IMX2_WDT_EXPECT_CLOSE 2
57
58static struct {
59 struct clk *clk;
60 void __iomem *base;
61 unsigned timeout;
62 unsigned long status;
63 struct timer_list timer; /* Pings the watchdog when closed */
64} imx2_wdt;
65
66static struct miscdevice imx2_wdt_miscdev;
67
68static int nowayout = WATCHDOG_NOWAYOUT;
69module_param(nowayout, int, 0);
70MODULE_PARM_DESC(nowayout, "Watchdog cannot be stopped once started (default="
71 __MODULE_STRING(WATCHDOG_NOWAYOUT) ")");
72
73
74static unsigned timeout = IMX2_WDT_DEFAULT_TIME;
75module_param(timeout, uint, 0);
76MODULE_PARM_DESC(timeout, "Watchdog timeout in seconds (default="
77 __MODULE_STRING(IMX2_WDT_DEFAULT_TIME) ")");
78
79static const struct watchdog_info imx2_wdt_info = {
80 .identity = "imx2+ watchdog",
81 .options = WDIOF_KEEPALIVEPING | WDIOF_SETTIMEOUT | WDIOF_MAGICCLOSE,
82};
83
84static inline void imx2_wdt_setup(void)
85{
86 u16 val = __raw_readw(imx2_wdt.base + IMX2_WDT_WCR);
87
88 /* Strip the old watchdog Time-Out value */
89 val &= ~IMX2_WDT_WCR_WT;
90 /* Generate reset if WDOG times out */
91 val &= ~IMX2_WDT_WCR_WRE;
92 /* Keep Watchdog Disabled */
93 val &= ~IMX2_WDT_WCR_WDE;
94 /* Set the watchdog's Time-Out value */
95 val |= WDOG_SEC_TO_COUNT(imx2_wdt.timeout);
96
97 __raw_writew(val, imx2_wdt.base + IMX2_WDT_WCR);
98
99 /* enable the watchdog */
100 val |= IMX2_WDT_WCR_WDE;
101 __raw_writew(val, imx2_wdt.base + IMX2_WDT_WCR);
102}
103
104static inline void imx2_wdt_ping(void)
105{
106 __raw_writew(IMX2_WDT_SEQ1, imx2_wdt.base + IMX2_WDT_WSR);
107 __raw_writew(IMX2_WDT_SEQ2, imx2_wdt.base + IMX2_WDT_WSR);
108}
109
110static void imx2_wdt_timer_ping(unsigned long arg)
111{
112 /* ping it every imx2_wdt.timeout / 2 seconds to prevent reboot */
113 imx2_wdt_ping();
114 mod_timer(&imx2_wdt.timer, jiffies + imx2_wdt.timeout * HZ / 2);
115}
116
117static void imx2_wdt_start(void)
118{
119 if (!test_and_set_bit(IMX2_WDT_STATUS_STARTED, &imx2_wdt.status)) {
120 /* at our first start we enable clock and do initialisations */
121 clk_enable(imx2_wdt.clk);
122
123 imx2_wdt_setup();
124 } else /* delete the timer that pings the watchdog after close */
125 del_timer_sync(&imx2_wdt.timer);
126
127 /* Watchdog is enabled - time to reload the timeout value */
128 imx2_wdt_ping();
129}
130
131static void imx2_wdt_stop(void)
132{
133 /* we don't need a clk_disable, it cannot be disabled once started.
134 * We use a timer to ping the watchdog while /dev/watchdog is closed */
135 imx2_wdt_timer_ping(0);
136}
137
138static void imx2_wdt_set_timeout(int new_timeout)
139{
140 u16 val = __raw_readw(imx2_wdt.base + IMX2_WDT_WCR);
141
142 /* set the new timeout value in the WSR */
143 val &= ~IMX2_WDT_WCR_WT;
144 val |= WDOG_SEC_TO_COUNT(new_timeout);
145 __raw_writew(val, imx2_wdt.base + IMX2_WDT_WCR);
146}
147
148static int imx2_wdt_open(struct inode *inode, struct file *file)
149{
150 if (test_and_set_bit(IMX2_WDT_STATUS_OPEN, &imx2_wdt.status))
151 return -EBUSY;
152
153 imx2_wdt_start();
154 return nonseekable_open(inode, file);
155}
156
157static int imx2_wdt_close(struct inode *inode, struct file *file)
158{
159 if (test_bit(IMX2_WDT_EXPECT_CLOSE, &imx2_wdt.status) && !nowayout)
160 imx2_wdt_stop();
161 else {
162 dev_crit(imx2_wdt_miscdev.parent,
163 "Unexpected close: Expect reboot!\n");
164 imx2_wdt_ping();
165 }
166
167 clear_bit(IMX2_WDT_EXPECT_CLOSE, &imx2_wdt.status);
168 clear_bit(IMX2_WDT_STATUS_OPEN, &imx2_wdt.status);
169 return 0;
170}
171
172static long imx2_wdt_ioctl(struct file *file, unsigned int cmd,
173 unsigned long arg)
174{
175 void __user *argp = (void __user *)arg;
176 int __user *p = argp;
177 int new_value;
178
179 switch (cmd) {
180 case WDIOC_GETSUPPORT:
181 return copy_to_user(argp, &imx2_wdt_info,
182 sizeof(struct watchdog_info)) ? -EFAULT : 0;
183
184 case WDIOC_GETSTATUS:
185 case WDIOC_GETBOOTSTATUS:
186 return put_user(0, p);
187
188 case WDIOC_KEEPALIVE:
189 imx2_wdt_ping();
190 return 0;
191
192 case WDIOC_SETTIMEOUT:
193 if (get_user(new_value, p))
194 return -EFAULT;
195 if ((new_value < 1) || (new_value > IMX2_WDT_MAX_TIME))
196 return -EINVAL;
197 imx2_wdt_set_timeout(new_value);
198 imx2_wdt.timeout = new_value;
199 imx2_wdt_ping();
200
201 /* Fallthrough to return current value */
202 case WDIOC_GETTIMEOUT:
203 return put_user(imx2_wdt.timeout, p);
204
205 default:
206 return -ENOTTY;
207 }
208}
209
210static ssize_t imx2_wdt_write(struct file *file, const char __user *data,
211 size_t len, loff_t *ppos)
212{
213 size_t i;
214 char c;
215
216 if (len == 0) /* Can we see this even ? */
217 return 0;
218
219 clear_bit(IMX2_WDT_EXPECT_CLOSE, &imx2_wdt.status);
220 /* scan to see whether or not we got the magic character */
221 for (i = 0; i != len; i++) {
222 if (get_user(c, data + i))
223 return -EFAULT;
224 if (c == 'V')
225 set_bit(IMX2_WDT_EXPECT_CLOSE, &imx2_wdt.status);
226 }
227
228 imx2_wdt_ping();
229 return len;
230}
231
232static const struct file_operations imx2_wdt_fops = {
233 .owner = THIS_MODULE,
234 .llseek = no_llseek,
235 .unlocked_ioctl = imx2_wdt_ioctl,
236 .open = imx2_wdt_open,
237 .release = imx2_wdt_close,
238 .write = imx2_wdt_write,
239};
240
241static struct miscdevice imx2_wdt_miscdev = {
242 .minor = WATCHDOG_MINOR,
243 .name = "watchdog",
244 .fops = &imx2_wdt_fops,
245};
246
247static int __init imx2_wdt_probe(struct platform_device *pdev)
248{
249 int ret;
250 int res_size;
251 struct resource *res;
252
253 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
254 if (!res) {
255 dev_err(&pdev->dev, "can't get device resources\n");
256 return -ENODEV;
257 }
258
259 res_size = resource_size(res);
260 if (!devm_request_mem_region(&pdev->dev, res->start, res_size,
261 res->name)) {
262 dev_err(&pdev->dev, "can't allocate %d bytes at %d address\n",
263 res_size, res->start);
264 return -ENOMEM;
265 }
266
267 imx2_wdt.base = devm_ioremap_nocache(&pdev->dev, res->start, res_size);
268 if (!imx2_wdt.base) {
269 dev_err(&pdev->dev, "ioremap failed\n");
270 return -ENOMEM;
271 }
272
273 imx2_wdt.clk = clk_get(&pdev->dev, NULL);
274 if (IS_ERR(imx2_wdt.clk)) {
275 dev_err(&pdev->dev, "can't get Watchdog clock\n");
276 return PTR_ERR(imx2_wdt.clk);
277 }
278
279 imx2_wdt.timeout = clamp_t(unsigned, timeout, 1, IMX2_WDT_MAX_TIME);
280 if (imx2_wdt.timeout != timeout)
281 dev_warn(&pdev->dev, "Initial timeout out of range! "
282 "Clamped from %u to %u\n", timeout, imx2_wdt.timeout);
283
284 setup_timer(&imx2_wdt.timer, imx2_wdt_timer_ping, 0);
285
286 imx2_wdt_miscdev.parent = &pdev->dev;
287 ret = misc_register(&imx2_wdt_miscdev);
288 if (ret)
289 goto fail;
290
291 dev_info(&pdev->dev,
292 "IMX2+ Watchdog Timer enabled. timeout=%ds (nowayout=%d)\n",
293 imx2_wdt.timeout, nowayout);
294 return 0;
295
296fail:
297 imx2_wdt_miscdev.parent = NULL;
298 clk_put(imx2_wdt.clk);
299 return ret;
300}
301
302static int __exit imx2_wdt_remove(struct platform_device *pdev)
303{
304 misc_deregister(&imx2_wdt_miscdev);
305
306 if (test_bit(IMX2_WDT_STATUS_STARTED, &imx2_wdt.status)) {
307 del_timer_sync(&imx2_wdt.timer);
308
309 dev_crit(imx2_wdt_miscdev.parent,
310 "Device removed: Expect reboot!\n");
311 } else
312 clk_put(imx2_wdt.clk);
313
314 imx2_wdt_miscdev.parent = NULL;
315 return 0;
316}
317
318static void imx2_wdt_shutdown(struct platform_device *pdev)
319{
320 if (test_bit(IMX2_WDT_STATUS_STARTED, &imx2_wdt.status)) {
321 /* we are running, we need to delete the timer but will give
322 * max timeout before reboot will take place */
323 del_timer_sync(&imx2_wdt.timer);
324 imx2_wdt_set_timeout(IMX2_WDT_MAX_TIME);
325 imx2_wdt_ping();
326
327 dev_crit(imx2_wdt_miscdev.parent,
328 "Device shutdown: Expect reboot!\n");
329 }
330}
331
332static const struct of_device_id imx2_wdt_dt_ids[] = {
333 { .compatible = "fsl,imx21-wdt", },
334 { /* sentinel */ }
335};
336
337static struct platform_driver imx2_wdt_driver = {
338 .remove = __exit_p(imx2_wdt_remove),
339 .shutdown = imx2_wdt_shutdown,
340 .driver = {
341 .name = DRIVER_NAME,
342 .owner = THIS_MODULE,
343 .of_match_table = imx2_wdt_dt_ids,
344 },
345};
346
347static int __init imx2_wdt_init(void)
348{
349 return platform_driver_probe(&imx2_wdt_driver, imx2_wdt_probe);
350}
351module_init(imx2_wdt_init);
352
353static void __exit imx2_wdt_exit(void)
354{
355 platform_driver_unregister(&imx2_wdt_driver);
356}
357module_exit(imx2_wdt_exit);
358
359MODULE_AUTHOR("Wolfram Sang");
360MODULE_DESCRIPTION("Watchdog driver for IMX2 and later");
361MODULE_LICENSE("GPL v2");
362MODULE_ALIAS_MISCDEV(WATCHDOG_MINOR);
363MODULE_ALIAS("platform:" DRIVER_NAME);
1/*
2 * Watchdog driver for IMX2 and later processors
3 *
4 * Copyright (C) 2010 Wolfram Sang, Pengutronix e.K. <w.sang@pengutronix.de>
5 * Copyright (C) 2014 Freescale Semiconductor, Inc.
6 *
7 * some parts adapted by similar drivers from Darius Augulis and Vladimir
8 * Zapolskiy, additional improvements by Wim Van Sebroeck.
9 *
10 * This program is free software; you can redistribute it and/or modify it
11 * under the terms of the GNU General Public License version 2 as published by
12 * the Free Software Foundation.
13 *
14 * NOTE: MX1 has a slightly different Watchdog than MX2 and later:
15 *
16 * MX1: MX2+:
17 * ---- -----
18 * Registers: 32-bit 16-bit
19 * Stopable timer: Yes No
20 * Need to enable clk: No Yes
21 * Halt on suspend: Manual Can be automatic
22 */
23
24#include <linux/init.h>
25#include <linux/kernel.h>
26#include <linux/miscdevice.h>
27#include <linux/module.h>
28#include <linux/moduleparam.h>
29#include <linux/platform_device.h>
30#include <linux/watchdog.h>
31#include <linux/clk.h>
32#include <linux/fs.h>
33#include <linux/io.h>
34#include <linux/uaccess.h>
35#include <linux/timer.h>
36#include <linux/jiffies.h>
37
38#define DRIVER_NAME "imx2-wdt"
39
40#define IMX2_WDT_WCR 0x00 /* Control Register */
41#define IMX2_WDT_WCR_WT (0xFF << 8) /* -> Watchdog Timeout Field */
42#define IMX2_WDT_WCR_WRE (1 << 3) /* -> WDOG Reset Enable */
43#define IMX2_WDT_WCR_WDE (1 << 2) /* -> Watchdog Enable */
44#define IMX2_WDT_WCR_WDZST (1 << 0) /* -> Watchdog timer Suspend */
45
46#define IMX2_WDT_WSR 0x02 /* Service Register */
47#define IMX2_WDT_SEQ1 0x5555 /* -> service sequence 1 */
48#define IMX2_WDT_SEQ2 0xAAAA /* -> service sequence 2 */
49
50#define IMX2_WDT_WRSR 0x04 /* Reset Status Register */
51#define IMX2_WDT_WRSR_TOUT (1 << 1) /* -> Reset due to Timeout */
52
53#define IMX2_WDT_MAX_TIME 128
54#define IMX2_WDT_DEFAULT_TIME 60 /* in seconds */
55
56#define WDOG_SEC_TO_COUNT(s) ((s * 2 - 1) << 8)
57
58#define IMX2_WDT_STATUS_OPEN 0
59#define IMX2_WDT_STATUS_STARTED 1
60#define IMX2_WDT_EXPECT_CLOSE 2
61
62static struct {
63 struct clk *clk;
64 void __iomem *base;
65 unsigned timeout;
66 unsigned long status;
67 struct timer_list timer; /* Pings the watchdog when closed */
68} imx2_wdt;
69
70static struct miscdevice imx2_wdt_miscdev;
71
72static bool nowayout = WATCHDOG_NOWAYOUT;
73module_param(nowayout, bool, 0);
74MODULE_PARM_DESC(nowayout, "Watchdog cannot be stopped once started (default="
75 __MODULE_STRING(WATCHDOG_NOWAYOUT) ")");
76
77
78static unsigned timeout = IMX2_WDT_DEFAULT_TIME;
79module_param(timeout, uint, 0);
80MODULE_PARM_DESC(timeout, "Watchdog timeout in seconds (default="
81 __MODULE_STRING(IMX2_WDT_DEFAULT_TIME) ")");
82
83static const struct watchdog_info imx2_wdt_info = {
84 .identity = "imx2+ watchdog",
85 .options = WDIOF_KEEPALIVEPING | WDIOF_SETTIMEOUT | WDIOF_MAGICCLOSE,
86};
87
88static inline void imx2_wdt_setup(void)
89{
90 u16 val = __raw_readw(imx2_wdt.base + IMX2_WDT_WCR);
91
92 /* Suspend timer in low power mode, write once-only */
93 val |= IMX2_WDT_WCR_WDZST;
94 /* Strip the old watchdog Time-Out value */
95 val &= ~IMX2_WDT_WCR_WT;
96 /* Generate reset if WDOG times out */
97 val &= ~IMX2_WDT_WCR_WRE;
98 /* Keep Watchdog Disabled */
99 val &= ~IMX2_WDT_WCR_WDE;
100 /* Set the watchdog's Time-Out value */
101 val |= WDOG_SEC_TO_COUNT(imx2_wdt.timeout);
102
103 __raw_writew(val, imx2_wdt.base + IMX2_WDT_WCR);
104
105 /* enable the watchdog */
106 val |= IMX2_WDT_WCR_WDE;
107 __raw_writew(val, imx2_wdt.base + IMX2_WDT_WCR);
108}
109
110static inline void imx2_wdt_ping(void)
111{
112 __raw_writew(IMX2_WDT_SEQ1, imx2_wdt.base + IMX2_WDT_WSR);
113 __raw_writew(IMX2_WDT_SEQ2, imx2_wdt.base + IMX2_WDT_WSR);
114}
115
116static void imx2_wdt_timer_ping(unsigned long arg)
117{
118 /* ping it every imx2_wdt.timeout / 2 seconds to prevent reboot */
119 imx2_wdt_ping();
120 mod_timer(&imx2_wdt.timer, jiffies + imx2_wdt.timeout * HZ / 2);
121}
122
123static void imx2_wdt_start(void)
124{
125 if (!test_and_set_bit(IMX2_WDT_STATUS_STARTED, &imx2_wdt.status)) {
126 /* at our first start we enable clock and do initialisations */
127 clk_prepare_enable(imx2_wdt.clk);
128
129 imx2_wdt_setup();
130 } else /* delete the timer that pings the watchdog after close */
131 del_timer_sync(&imx2_wdt.timer);
132
133 /* Watchdog is enabled - time to reload the timeout value */
134 imx2_wdt_ping();
135}
136
137static void imx2_wdt_stop(void)
138{
139 /* we don't need a clk_disable, it cannot be disabled once started.
140 * We use a timer to ping the watchdog while /dev/watchdog is closed */
141 imx2_wdt_timer_ping(0);
142}
143
144static void imx2_wdt_set_timeout(int new_timeout)
145{
146 u16 val = __raw_readw(imx2_wdt.base + IMX2_WDT_WCR);
147
148 /* set the new timeout value in the WSR */
149 val &= ~IMX2_WDT_WCR_WT;
150 val |= WDOG_SEC_TO_COUNT(new_timeout);
151 __raw_writew(val, imx2_wdt.base + IMX2_WDT_WCR);
152}
153
154static int imx2_wdt_open(struct inode *inode, struct file *file)
155{
156 if (test_and_set_bit(IMX2_WDT_STATUS_OPEN, &imx2_wdt.status))
157 return -EBUSY;
158
159 imx2_wdt_start();
160 return nonseekable_open(inode, file);
161}
162
163static int imx2_wdt_close(struct inode *inode, struct file *file)
164{
165 if (test_bit(IMX2_WDT_EXPECT_CLOSE, &imx2_wdt.status) && !nowayout)
166 imx2_wdt_stop();
167 else {
168 dev_crit(imx2_wdt_miscdev.parent,
169 "Unexpected close: Expect reboot!\n");
170 imx2_wdt_ping();
171 }
172
173 clear_bit(IMX2_WDT_EXPECT_CLOSE, &imx2_wdt.status);
174 clear_bit(IMX2_WDT_STATUS_OPEN, &imx2_wdt.status);
175 return 0;
176}
177
178static long imx2_wdt_ioctl(struct file *file, unsigned int cmd,
179 unsigned long arg)
180{
181 void __user *argp = (void __user *)arg;
182 int __user *p = argp;
183 int new_value;
184 u16 val;
185
186 switch (cmd) {
187 case WDIOC_GETSUPPORT:
188 return copy_to_user(argp, &imx2_wdt_info,
189 sizeof(struct watchdog_info)) ? -EFAULT : 0;
190
191 case WDIOC_GETSTATUS:
192 return put_user(0, p);
193
194 case WDIOC_GETBOOTSTATUS:
195 val = __raw_readw(imx2_wdt.base + IMX2_WDT_WRSR);
196 new_value = val & IMX2_WDT_WRSR_TOUT ? WDIOF_CARDRESET : 0;
197 return put_user(new_value, p);
198
199 case WDIOC_KEEPALIVE:
200 imx2_wdt_ping();
201 return 0;
202
203 case WDIOC_SETTIMEOUT:
204 if (get_user(new_value, p))
205 return -EFAULT;
206 if ((new_value < 1) || (new_value > IMX2_WDT_MAX_TIME))
207 return -EINVAL;
208 imx2_wdt_set_timeout(new_value);
209 imx2_wdt.timeout = new_value;
210 imx2_wdt_ping();
211
212 /* Fallthrough to return current value */
213 case WDIOC_GETTIMEOUT:
214 return put_user(imx2_wdt.timeout, p);
215
216 default:
217 return -ENOTTY;
218 }
219}
220
221static ssize_t imx2_wdt_write(struct file *file, const char __user *data,
222 size_t len, loff_t *ppos)
223{
224 size_t i;
225 char c;
226
227 if (len == 0) /* Can we see this even ? */
228 return 0;
229
230 clear_bit(IMX2_WDT_EXPECT_CLOSE, &imx2_wdt.status);
231 /* scan to see whether or not we got the magic character */
232 for (i = 0; i != len; i++) {
233 if (get_user(c, data + i))
234 return -EFAULT;
235 if (c == 'V')
236 set_bit(IMX2_WDT_EXPECT_CLOSE, &imx2_wdt.status);
237 }
238
239 imx2_wdt_ping();
240 return len;
241}
242
243static const struct file_operations imx2_wdt_fops = {
244 .owner = THIS_MODULE,
245 .llseek = no_llseek,
246 .unlocked_ioctl = imx2_wdt_ioctl,
247 .open = imx2_wdt_open,
248 .release = imx2_wdt_close,
249 .write = imx2_wdt_write,
250};
251
252static struct miscdevice imx2_wdt_miscdev = {
253 .minor = WATCHDOG_MINOR,
254 .name = "watchdog",
255 .fops = &imx2_wdt_fops,
256};
257
258static int __init imx2_wdt_probe(struct platform_device *pdev)
259{
260 int ret;
261 struct resource *res;
262
263 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
264 imx2_wdt.base = devm_ioremap_resource(&pdev->dev, res);
265 if (IS_ERR(imx2_wdt.base))
266 return PTR_ERR(imx2_wdt.base);
267
268 imx2_wdt.clk = devm_clk_get(&pdev->dev, NULL);
269 if (IS_ERR(imx2_wdt.clk)) {
270 dev_err(&pdev->dev, "can't get Watchdog clock\n");
271 return PTR_ERR(imx2_wdt.clk);
272 }
273
274 imx2_wdt.timeout = clamp_t(unsigned, timeout, 1, IMX2_WDT_MAX_TIME);
275 if (imx2_wdt.timeout != timeout)
276 dev_warn(&pdev->dev, "Initial timeout out of range! "
277 "Clamped from %u to %u\n", timeout, imx2_wdt.timeout);
278
279 setup_timer(&imx2_wdt.timer, imx2_wdt_timer_ping, 0);
280
281 imx2_wdt_miscdev.parent = &pdev->dev;
282 ret = misc_register(&imx2_wdt_miscdev);
283 if (ret)
284 goto fail;
285
286 dev_info(&pdev->dev,
287 "IMX2+ Watchdog Timer enabled. timeout=%ds (nowayout=%d)\n",
288 imx2_wdt.timeout, nowayout);
289 return 0;
290
291fail:
292 imx2_wdt_miscdev.parent = NULL;
293 return ret;
294}
295
296static int __exit imx2_wdt_remove(struct platform_device *pdev)
297{
298 misc_deregister(&imx2_wdt_miscdev);
299
300 if (test_bit(IMX2_WDT_STATUS_STARTED, &imx2_wdt.status)) {
301 del_timer_sync(&imx2_wdt.timer);
302
303 dev_crit(imx2_wdt_miscdev.parent,
304 "Device removed: Expect reboot!\n");
305 }
306
307 imx2_wdt_miscdev.parent = NULL;
308 return 0;
309}
310
311static void imx2_wdt_shutdown(struct platform_device *pdev)
312{
313 if (test_bit(IMX2_WDT_STATUS_STARTED, &imx2_wdt.status)) {
314 /* we are running, we need to delete the timer but will give
315 * max timeout before reboot will take place */
316 del_timer_sync(&imx2_wdt.timer);
317 imx2_wdt_set_timeout(IMX2_WDT_MAX_TIME);
318 imx2_wdt_ping();
319
320 dev_crit(imx2_wdt_miscdev.parent,
321 "Device shutdown: Expect reboot!\n");
322 }
323}
324
325static const struct of_device_id imx2_wdt_dt_ids[] = {
326 { .compatible = "fsl,imx21-wdt", },
327 { /* sentinel */ }
328};
329MODULE_DEVICE_TABLE(of, imx2_wdt_dt_ids);
330
331static struct platform_driver imx2_wdt_driver = {
332 .remove = __exit_p(imx2_wdt_remove),
333 .shutdown = imx2_wdt_shutdown,
334 .driver = {
335 .name = DRIVER_NAME,
336 .owner = THIS_MODULE,
337 .of_match_table = imx2_wdt_dt_ids,
338 },
339};
340
341module_platform_driver_probe(imx2_wdt_driver, imx2_wdt_probe);
342
343MODULE_AUTHOR("Wolfram Sang");
344MODULE_DESCRIPTION("Watchdog driver for IMX2 and later");
345MODULE_LICENSE("GPL v2");
346MODULE_ALIAS("platform:" DRIVER_NAME);