Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 | // SPDX-License-Identifier: GPL-2.0 /* * Thunderbolt driver - bus logic (NHI independent) * * Copyright (c) 2014 Andreas Noever <andreas.noever@gmail.com> * Copyright (C) 2019, Intel Corporation */ #include <linux/slab.h> #include <linux/errno.h> #include <linux/delay.h> #include <linux/pm_runtime.h> #include <linux/platform_data/x86/apple.h> #include "tb.h" #include "tb_regs.h" #include "tunnel.h" #define TB_TIMEOUT 100 /* ms */ #define TB_RELEASE_BW_TIMEOUT 10000 /* ms */ /* * Minimum bandwidth (in Mb/s) that is needed in the single transmitter/receiver * direction. This is 40G - 10% guard band bandwidth. */ #define TB_ASYM_MIN (40000 * 90 / 100) /* * Threshold bandwidth (in Mb/s) that is used to switch the links to * asymmetric and back. This is selected as 45G which means when the * request is higher than this, we switch the link to asymmetric, and * when it is less than this we switch it back. The 45G is selected so * that we still have 27G (of the total 72G) for bulk PCIe traffic when * switching back to symmetric. */ #define TB_ASYM_THRESHOLD 45000 #define MAX_GROUPS 7 /* max Group_ID is 7 */ static unsigned int asym_threshold = TB_ASYM_THRESHOLD; module_param_named(asym_threshold, asym_threshold, uint, 0444); MODULE_PARM_DESC(asym_threshold, "threshold (Mb/s) when to Gen 4 switch link symmetry. 0 disables. (default: " __MODULE_STRING(TB_ASYM_THRESHOLD) ")"); /** * struct tb_cm - Simple Thunderbolt connection manager * @tunnel_list: List of active tunnels * @dp_resources: List of available DP resources for DP tunneling * @hotplug_active: tb_handle_hotplug will stop progressing plug * events and exit if this is not set (it needs to * acquire the lock one more time). Used to drain wq * after cfg has been paused. * @remove_work: Work used to remove any unplugged routers after * runtime resume * @groups: Bandwidth groups used in this domain. */ struct tb_cm { struct list_head tunnel_list; struct list_head dp_resources; bool hotplug_active; struct delayed_work remove_work; struct tb_bandwidth_group groups[MAX_GROUPS]; }; static inline struct tb *tcm_to_tb(struct tb_cm *tcm) { return ((void *)tcm - sizeof(struct tb)); } struct tb_hotplug_event { struct work_struct work; struct tb *tb; u64 route; u8 port; bool unplug; }; static void tb_handle_hotplug(struct work_struct *work); static void tb_queue_hotplug(struct tb *tb, u64 route, u8 port, bool unplug) { struct tb_hotplug_event *ev; ev = kmalloc(sizeof(*ev), GFP_KERNEL); if (!ev) return; ev->tb = tb; ev->route = route; ev->port = port; ev->unplug = unplug; INIT_WORK(&ev->work, tb_handle_hotplug); queue_work(tb->wq, &ev->work); } /* enumeration & hot plug handling */ static void tb_add_dp_resources(struct tb_switch *sw) { struct tb_cm *tcm = tb_priv(sw->tb); struct tb_port *port; tb_switch_for_each_port(sw, port) { if (!tb_port_is_dpin(port)) continue; if (!tb_switch_query_dp_resource(sw, port)) continue; /* * If DP IN on device router exist, position it at the * beginning of the DP resources list, so that it is used * before DP IN of the host router. This way external GPU(s) * will be prioritized when pairing DP IN to a DP OUT. */ if (tb_route(sw)) list_add(&port->list, &tcm->dp_resources); else list_add_tail(&port->list, &tcm->dp_resources); tb_port_dbg(port, "DP IN resource available\n"); } } static void tb_remove_dp_resources(struct tb_switch *sw) { struct tb_cm *tcm = tb_priv(sw->tb); struct tb_port *port, *tmp; /* Clear children resources first */ tb_switch_for_each_port(sw, port) { if (tb_port_has_remote(port)) tb_remove_dp_resources(port->remote->sw); } list_for_each_entry_safe(port, tmp, &tcm->dp_resources, list) { if (port->sw == sw) { tb_port_dbg(port, "DP OUT resource unavailable\n"); list_del_init(&port->list); } } } static void tb_discover_dp_resource(struct tb *tb, struct tb_port *port) { struct tb_cm *tcm = tb_priv(tb); struct tb_port *p; list_for_each_entry(p, &tcm->dp_resources, list) { if (p == port) return; } tb_port_dbg(port, "DP %s resource available discovered\n", tb_port_is_dpin(port) ? "IN" : "OUT"); list_add_tail(&port->list, &tcm->dp_resources); } static void tb_discover_dp_resources(struct tb *tb) { struct tb_cm *tcm = tb_priv(tb); struct tb_tunnel *tunnel; list_for_each_entry(tunnel, &tcm->tunnel_list, list) { if (tb_tunnel_is_dp(tunnel)) tb_discover_dp_resource(tb, tunnel->dst_port); } } /* Enables CL states up to host router */ static int tb_enable_clx(struct tb_switch *sw) { struct tb_cm *tcm = tb_priv(sw->tb); unsigned int clx = TB_CL0S | TB_CL1; const struct tb_tunnel *tunnel; int ret; /* * Currently only enable CLx for the first link. This is enough * to allow the CPU to save energy at least on Intel hardware * and makes it slightly simpler to implement. We may change * this in the future to cover the whole topology if it turns * out to be beneficial. */ while (sw && tb_switch_depth(sw) > 1) sw = tb_switch_parent(sw); if (!sw) return 0; if (tb_switch_depth(sw) != 1) return 0; /* * If we are re-enabling then check if there is an active DMA * tunnel and in that case bail out. */ list_for_each_entry(tunnel, &tcm->tunnel_list, list) { if (tb_tunnel_is_dma(tunnel)) { if (tb_tunnel_port_on_path(tunnel, tb_upstream_port(sw))) return 0; } } /* * Initially try with CL2. If that's not supported by the * topology try with CL0s and CL1 and then give up. */ ret = tb_switch_clx_enable(sw, clx | TB_CL2); if (ret == -EOPNOTSUPP) ret = tb_switch_clx_enable(sw, clx); return ret == -EOPNOTSUPP ? 0 : ret; } /** * tb_disable_clx() - Disable CL states up to host router * @sw: Router to start * * Disables CL states from @sw up to the host router. Returns true if * any CL state were disabled. This can be used to figure out whether * the link was setup by us or the boot firmware so we don't * accidentally enable them if they were not enabled during discovery. */ static bool tb_disable_clx(struct tb_switch *sw) { bool disabled = false; do { int ret; ret = tb_switch_clx_disable(sw); if (ret > 0) disabled = true; else if (ret < 0) tb_sw_warn(sw, "failed to disable CL states\n"); sw = tb_switch_parent(sw); } while (sw); return disabled; } static int tb_increase_switch_tmu_accuracy(struct device *dev, void *data) { struct tb_switch *sw; sw = tb_to_switch(dev); if (!sw) return 0; if (tb_switch_tmu_is_configured(sw, TB_SWITCH_TMU_MODE_LOWRES)) { enum tb_switch_tmu_mode mode; int ret; if (tb_switch_clx_is_enabled(sw, TB_CL1)) mode = TB_SWITCH_TMU_MODE_HIFI_UNI; else mode = TB_SWITCH_TMU_MODE_HIFI_BI; ret = tb_switch_tmu_configure(sw, mode); if (ret) return ret; return tb_switch_tmu_enable(sw); } return 0; } static void tb_increase_tmu_accuracy(struct tb_tunnel *tunnel) { struct tb_switch *sw; if (!tunnel) return; /* * Once first DP tunnel is established we change the TMU * accuracy of first depth child routers (and the host router) * to the highest. This is needed for the DP tunneling to work * but also allows CL0s. * * If both routers are v2 then we don't need to do anything as * they are using enhanced TMU mode that allows all CLx. */ sw = tunnel->tb->root_switch; device_for_each_child(&sw->dev, NULL, tb_increase_switch_tmu_accuracy); } static int tb_enable_tmu(struct tb_switch *sw) { int ret; /* * If both routers at the end of the link are v2 we simply * enable the enhanched uni-directional mode. That covers all * the CL states. For v1 and before we need to use the normal * rate to allow CL1 (when supported). Otherwise we keep the TMU * running at the highest accuracy. */ ret = tb_switch_tmu_configure(sw, TB_SWITCH_TMU_MODE_MEDRES_ENHANCED_UNI); if (ret == -EOPNOTSUPP) { if (tb_switch_clx_is_enabled(sw, TB_CL1)) ret = tb_switch_tmu_configure(sw, TB_SWITCH_TMU_MODE_LOWRES); else ret = tb_switch_tmu_configure(sw, TB_SWITCH_TMU_MODE_HIFI_BI); } if (ret) return ret; /* If it is already enabled in correct mode, don't touch it */ if (tb_switch_tmu_is_enabled(sw)) return 0; ret = tb_switch_tmu_disable(sw); if (ret) return ret; ret = tb_switch_tmu_post_time(sw); if (ret) return ret; return tb_switch_tmu_enable(sw); } static void tb_switch_discover_tunnels(struct tb_switch *sw, struct list_head *list, bool alloc_hopids) { struct tb *tb = sw->tb; struct tb_port *port; tb_switch_for_each_port(sw, port) { struct tb_tunnel *tunnel = NULL; switch (port->config.type) { case TB_TYPE_DP_HDMI_IN: tunnel = tb_tunnel_discover_dp(tb, port, alloc_hopids); tb_increase_tmu_accuracy(tunnel); break; case TB_TYPE_PCIE_DOWN: tunnel = tb_tunnel_discover_pci(tb, port, alloc_hopids); break; case TB_TYPE_USB3_DOWN: tunnel = tb_tunnel_discover_usb3(tb, port, alloc_hopids); break; default: break; } if (tunnel) list_add_tail(&tunnel->list, list); } tb_switch_for_each_port(sw, port) { if (tb_port_has_remote(port)) { tb_switch_discover_tunnels(port->remote->sw, list, alloc_hopids); } } } static int tb_port_configure_xdomain(struct tb_port *port, struct tb_xdomain *xd) { if (tb_switch_is_usb4(port->sw)) return usb4_port_configure_xdomain(port, xd); return tb_lc_configure_xdomain(port); } static void tb_port_unconfigure_xdomain(struct tb_port *port) { if (tb_switch_is_usb4(port->sw)) usb4_port_unconfigure_xdomain(port); else tb_lc_unconfigure_xdomain(port); } static void tb_scan_xdomain(struct tb_port *port) { struct tb_switch *sw = port->sw; struct tb *tb = sw->tb; struct tb_xdomain *xd; u64 route; if (!tb_is_xdomain_enabled()) return; route = tb_downstream_route(port); xd = tb_xdomain_find_by_route(tb, route); if (xd) { tb_xdomain_put(xd); return; } xd = tb_xdomain_alloc(tb, &sw->dev, route, tb->root_switch->uuid, NULL); if (xd) { tb_port_at(route, sw)->xdomain = xd; tb_port_configure_xdomain(port, xd); tb_xdomain_add(xd); } } /** * tb_find_unused_port() - return the first inactive port on @sw * @sw: Switch to find the port on * @type: Port type to look for */ static struct tb_port *tb_find_unused_port(struct tb_switch *sw, enum tb_port_type type) { struct tb_port *port; tb_switch_for_each_port(sw, port) { if (tb_is_upstream_port(port)) continue; if (port->config.type != type) continue; if (!port->cap_adap) continue; if (tb_port_is_enabled(port)) continue; return port; } return NULL; } static struct tb_port *tb_find_usb3_down(struct tb_switch *sw, const struct tb_port *port) { struct tb_port *down; down = usb4_switch_map_usb3_down(sw, port); if (down && !tb_usb3_port_is_enabled(down)) return down; return NULL; } static struct tb_tunnel *tb_find_tunnel(struct tb *tb, enum tb_tunnel_type type, struct tb_port *src_port, struct tb_port *dst_port) { struct tb_cm *tcm = tb_priv(tb); struct tb_tunnel *tunnel; list_for_each_entry(tunnel, &tcm->tunnel_list, list) { if (tunnel->type == type && ((src_port && src_port == tunnel->src_port) || (dst_port && dst_port == tunnel->dst_port))) { return tunnel; } } return NULL; } static struct tb_tunnel *tb_find_first_usb3_tunnel(struct tb *tb, struct tb_port *src_port, struct tb_port *dst_port) { struct tb_port *port, *usb3_down; struct tb_switch *sw; /* Pick the router that is deepest in the topology */ if (tb_port_path_direction_downstream(src_port, dst_port)) sw = dst_port->sw; else sw = src_port->sw; /* Can't be the host router */ if (sw == tb->root_switch) return NULL; /* Find the downstream USB4 port that leads to this router */ port = tb_port_at(tb_route(sw), tb->root_switch); /* Find the corresponding host router USB3 downstream port */ usb3_down = usb4_switch_map_usb3_down(tb->root_switch, port); if (!usb3_down) return NULL; return tb_find_tunnel(tb, TB_TUNNEL_USB3, usb3_down, NULL); } /** * tb_consumed_usb3_pcie_bandwidth() - Consumed USB3/PCIe bandwidth over a single link * @tb: Domain structure * @src_port: Source protocol adapter * @dst_port: Destination protocol adapter * @port: USB4 port the consumed bandwidth is calculated * @consumed_up: Consumed upsream bandwidth (Mb/s) * @consumed_down: Consumed downstream bandwidth (Mb/s) * * Calculates consumed USB3 and PCIe bandwidth at @port between path * from @src_port to @dst_port. Does not take tunnel starting from * @src_port and ending from @src_port into account. */ static int tb_consumed_usb3_pcie_bandwidth(struct tb *tb, struct tb_port *src_port, struct tb_port *dst_port, struct tb_port *port, int *consumed_up, int *consumed_down) { int pci_consumed_up, pci_consumed_down; struct tb_tunnel *tunnel; *consumed_up = *consumed_down = 0; tunnel = tb_find_first_usb3_tunnel(tb, src_port, dst_port); if (tunnel && tunnel->src_port != src_port && tunnel->dst_port != dst_port) { int ret; ret = tb_tunnel_consumed_bandwidth(tunnel, consumed_up, consumed_down); if (ret) return ret; } /* * If there is anything reserved for PCIe bulk traffic take it * into account here too. */ if (tb_tunnel_reserved_pci(port, &pci_consumed_up, &pci_consumed_down)) { *consumed_up += pci_consumed_up; *consumed_down += pci_consumed_down; } return 0; } /** * tb_consumed_dp_bandwidth() - Consumed DP bandwidth over a single link * @tb: Domain structure * @src_port: Source protocol adapter * @dst_port: Destination protocol adapter * @port: USB4 port the consumed bandwidth is calculated * @consumed_up: Consumed upsream bandwidth (Mb/s) * @consumed_down: Consumed downstream bandwidth (Mb/s) * * Calculates consumed DP bandwidth at @port between path from @src_port * to @dst_port. Does not take tunnel starting from @src_port and ending * from @src_port into account. * * If there is bandwidth reserved for any of the groups between * @src_port and @dst_port (but not yet used) that is also taken into * account in the returned consumed bandwidth. */ static int tb_consumed_dp_bandwidth(struct tb *tb, struct tb_port *src_port, struct tb_port *dst_port, struct tb_port *port, int *consumed_up, int *consumed_down) { int group_reserved[MAX_GROUPS] = {}; struct tb_cm *tcm = tb_priv(tb); struct tb_tunnel *tunnel; bool downstream; int i, ret; *consumed_up = *consumed_down = 0; /* * Find all DP tunnels that cross the port and reduce * their consumed bandwidth from the available. */ list_for_each_entry(tunnel, &tcm->tunnel_list, list) { const struct tb_bandwidth_group *group; int dp_consumed_up, dp_consumed_down; if (tb_tunnel_is_invalid(tunnel)) continue; if (!tb_tunnel_is_dp(tunnel)) continue; if (!tb_tunnel_port_on_path(tunnel, port)) continue; /* * Calculate what is reserved for groups crossing the * same ports only once (as that is reserved for all the * tunnels in the group). */ group = tunnel->src_port->group; if (group && group->reserved && !group_reserved[group->index]) group_reserved[group->index] = group->reserved; /* * Ignore the DP tunnel between src_port and dst_port * because it is the same tunnel and we may be * re-calculating estimated bandwidth. */ if (tunnel->src_port == src_port && tunnel->dst_port == dst_port) continue; ret = tb_tunnel_consumed_bandwidth(tunnel, &dp_consumed_up, &dp_consumed_down); if (ret) return ret; *consumed_up += dp_consumed_up; *consumed_down += dp_consumed_down; } downstream = tb_port_path_direction_downstream(src_port, dst_port); for (i = 0; i < ARRAY_SIZE(group_reserved); i++) { if (downstream) *consumed_down += group_reserved[i]; else *consumed_up += group_reserved[i]; } return 0; } static bool tb_asym_supported(struct tb_port *src_port, struct tb_port *dst_port, struct tb_port *port) { bool downstream = tb_port_path_direction_downstream(src_port, dst_port); enum tb_link_width width; if (tb_is_upstream_port(port)) width = downstream ? TB_LINK_WIDTH_ASYM_RX : TB_LINK_WIDTH_ASYM_TX; else width = downstream ? TB_LINK_WIDTH_ASYM_TX : TB_LINK_WIDTH_ASYM_RX; return tb_port_width_supported(port, width); } /** * tb_maximum_bandwidth() - Maximum bandwidth over a single link * @tb: Domain structure * @src_port: Source protocol adapter * @dst_port: Destination protocol adapter * @port: USB4 port the total bandwidth is calculated * @max_up: Maximum upstream bandwidth (Mb/s) * @max_down: Maximum downstream bandwidth (Mb/s) * @include_asym: Include bandwidth if the link is switched from * symmetric to asymmetric * * Returns maximum possible bandwidth in @max_up and @max_down over a * single link at @port. If @include_asym is set then includes the * additional banwdith if the links are transitioned into asymmetric to * direction from @src_port to @dst_port. */ static int tb_maximum_bandwidth(struct tb *tb, struct tb_port *src_port, struct tb_port *dst_port, struct tb_port *port, int *max_up, int *max_down, bool include_asym) { bool downstream = tb_port_path_direction_downstream(src_port, dst_port); int link_speed, link_width, up_bw, down_bw; /* * Can include asymmetric, only if it is actually supported by * the lane adapter. */ if (!tb_asym_supported(src_port, dst_port, port)) include_asym = false; if (tb_is_upstream_port(port)) { link_speed = port->sw->link_speed; /* * sw->link_width is from upstream perspective so we use * the opposite for downstream of the host router. */ if (port->sw->link_width == TB_LINK_WIDTH_ASYM_TX) { up_bw = link_speed * 3 * 1000; down_bw = link_speed * 1 * 1000; } else if (port->sw->link_width == TB_LINK_WIDTH_ASYM_RX) { up_bw = link_speed * 1 * 1000; down_bw = link_speed * 3 * 1000; } else if (include_asym) { /* * The link is symmetric at the moment but we * can switch it to asymmetric as needed. Report * this bandwidth as available (even though it * is not yet enabled). */ if (downstream) { up_bw = link_speed * 1 * 1000; down_bw = link_speed * 3 * 1000; } else { up_bw = link_speed * 3 * 1000; down_bw = link_speed * 1 * 1000; } } else { up_bw = link_speed * port->sw->link_width * 1000; down_bw = up_bw; } } else { link_speed = tb_port_get_link_speed(port); if (link_speed < 0) return link_speed; link_width = tb_port_get_link_width(port); if (link_width < 0) return link_width; if (link_width == TB_LINK_WIDTH_ASYM_TX) { up_bw = link_speed * 1 * 1000; down_bw = link_speed * 3 * 1000; } else if (link_width == TB_LINK_WIDTH_ASYM_RX) { up_bw = link_speed * 3 * 1000; down_bw = link_speed * 1 * 1000; } else if (include_asym) { /* * The link is symmetric at the moment but we * can switch it to asymmetric as needed. Report * this bandwidth as available (even though it * is not yet enabled). */ if (downstream) { up_bw = link_speed * 1 * 1000; down_bw = link_speed * 3 * 1000; } else { up_bw = link_speed * 3 * 1000; down_bw = link_speed * 1 * 1000; } } else { up_bw = link_speed * link_width * 1000; down_bw = up_bw; } } /* Leave 10% guard band */ *max_up = up_bw - up_bw / 10; *max_down = down_bw - down_bw / 10; tb_port_dbg(port, "link maximum bandwidth %d/%d Mb/s\n", *max_up, *max_down); return 0; } /** * tb_available_bandwidth() - Available bandwidth for tunneling * @tb: Domain structure * @src_port: Source protocol adapter * @dst_port: Destination protocol adapter * @available_up: Available bandwidth upstream (Mb/s) * @available_down: Available bandwidth downstream (Mb/s) * @include_asym: Include bandwidth if the link is switched from * symmetric to asymmetric * * Calculates maximum available bandwidth for protocol tunneling between * @src_port and @dst_port at the moment. This is minimum of maximum * link bandwidth across all links reduced by currently consumed * bandwidth on that link. * * If @include_asym is true then includes also bandwidth that can be * added when the links are transitioned into asymmetric (but does not * transition the links). */ static int tb_available_bandwidth(struct tb *tb, struct tb_port *src_port, struct tb_port *dst_port, int *available_up, int *available_down, bool include_asym) { struct tb_port *port; int ret; /* Maximum possible bandwidth asymmetric Gen 4 link is 120 Gb/s */ *available_up = *available_down = 120000; /* Find the minimum available bandwidth over all links */ tb_for_each_port_on_path(src_port, dst_port, port) { int max_up, max_down, consumed_up, consumed_down; if (!tb_port_is_null(port)) continue; ret = tb_maximum_bandwidth(tb, src_port, dst_port, port, &max_up, &max_down, include_asym); if (ret) return ret; ret = tb_consumed_usb3_pcie_bandwidth(tb, src_port, dst_port, port, &consumed_up, &consumed_down); if (ret) return ret; max_up -= consumed_up; max_down -= consumed_down; ret = tb_consumed_dp_bandwidth(tb, src_port, dst_port, port, &consumed_up, &consumed_down); if (ret) return ret; max_up -= consumed_up; max_down -= consumed_down; if (max_up < *available_up) *available_up = max_up; if (max_down < *available_down) *available_down = max_down; } if (*available_up < 0) *available_up = 0; if (*available_down < 0) *available_down = 0; return 0; } static int tb_release_unused_usb3_bandwidth(struct tb *tb, struct tb_port *src_port, struct tb_port *dst_port) { struct tb_tunnel *tunnel; tunnel = tb_find_first_usb3_tunnel(tb, src_port, dst_port); return tunnel ? tb_tunnel_release_unused_bandwidth(tunnel) : 0; } static void tb_reclaim_usb3_bandwidth(struct tb *tb, struct tb_port *src_port, struct tb_port *dst_port) { int ret, available_up, available_down; struct tb_tunnel *tunnel; tunnel = tb_find_first_usb3_tunnel(tb, src_port, dst_port); if (!tunnel) return; tb_tunnel_dbg(tunnel, "reclaiming unused bandwidth\n"); /* * Calculate available bandwidth for the first hop USB3 tunnel. * That determines the whole USB3 bandwidth for this branch. */ ret = tb_available_bandwidth(tb, tunnel->src_port, tunnel->dst_port, &available_up, &available_down, false); if (ret) { tb_tunnel_warn(tunnel, "failed to calculate available bandwidth\n"); return; } tb_tunnel_dbg(tunnel, "available bandwidth %d/%d Mb/s\n", available_up, available_down); tb_tunnel_reclaim_available_bandwidth(tunnel, &available_up, &available_down); } static int tb_tunnel_usb3(struct tb *tb, struct tb_switch *sw) { struct tb_switch *parent = tb_switch_parent(sw); int ret, available_up, available_down; struct tb_port *up, *down, *port; struct tb_cm *tcm = tb_priv(tb); struct tb_tunnel *tunnel; if (!tb_acpi_may_tunnel_usb3()) { tb_dbg(tb, "USB3 tunneling disabled, not creating tunnel\n"); return 0; } up = tb_switch_find_port(sw, TB_TYPE_USB3_UP); if (!up) return 0; if (!sw->link_usb4) return 0; /* * Look up available down port. Since we are chaining it should * be found right above this switch. */ port = tb_switch_downstream_port(sw); down = tb_find_usb3_down(parent, port); if (!down) return 0; if (tb_route(parent)) { struct tb_port *parent_up; /* * Check first that the parent switch has its upstream USB3 * port enabled. Otherwise the chain is not complete and * there is no point setting up a new tunnel. */ parent_up = tb_switch_find_port(parent, TB_TYPE_USB3_UP); if (!parent_up || !tb_port_is_enabled(parent_up)) return 0; /* Make all unused bandwidth available for the new tunnel */ ret = tb_release_unused_usb3_bandwidth(tb, down, up); if (ret) return ret; } ret = tb_available_bandwidth(tb, down, up, &available_up, &available_down, false); if (ret) goto err_reclaim; tb_port_dbg(up, "available bandwidth for new USB3 tunnel %d/%d Mb/s\n", available_up, available_down); tunnel = tb_tunnel_alloc_usb3(tb, up, down, available_up, available_down); if (!tunnel) { ret = -ENOMEM; goto err_reclaim; } if (tb_tunnel_activate(tunnel)) { tb_port_info(up, "USB3 tunnel activation failed, aborting\n"); ret = -EIO; goto err_free; } list_add_tail(&tunnel->list, &tcm->tunnel_list); if (tb_route(parent)) tb_reclaim_usb3_bandwidth(tb, down, up); return 0; err_free: tb_tunnel_free(tunnel); err_reclaim: if (tb_route(parent)) tb_reclaim_usb3_bandwidth(tb, down, up); return ret; } static int tb_create_usb3_tunnels(struct tb_switch *sw) { struct tb_port *port; int ret; if (!tb_acpi_may_tunnel_usb3()) return 0; if (tb_route(sw)) { ret = tb_tunnel_usb3(sw->tb, sw); if (ret) return ret; } tb_switch_for_each_port(sw, port) { if (!tb_port_has_remote(port)) continue; ret = tb_create_usb3_tunnels(port->remote->sw); if (ret) return ret; } return 0; } /** * tb_configure_asym() - Transition links to asymmetric if needed * @tb: Domain structure * @src_port: Source adapter to start the transition * @dst_port: Destination adapter * @requested_up: Additional bandwidth (Mb/s) required upstream * @requested_down: Additional bandwidth (Mb/s) required downstream * * Transition links between @src_port and @dst_port into asymmetric, with * three lanes in the direction from @src_port towards @dst_port and one lane * in the opposite direction, if the bandwidth requirements * (requested + currently consumed) on that link exceed @asym_threshold. * * Must be called with available >= requested over all links. */ static int tb_configure_asym(struct tb *tb, struct tb_port *src_port, struct tb_port *dst_port, int requested_up, int requested_down) { bool clx = false, clx_disabled = false, downstream; struct tb_switch *sw; struct tb_port *up; int ret = 0; if (!asym_threshold) return 0; downstream = tb_port_path_direction_downstream(src_port, dst_port); /* Pick up router deepest in the hierarchy */ if (downstream) sw = dst_port->sw; else sw = src_port->sw; tb_for_each_upstream_port_on_path(src_port, dst_port, up) { struct tb_port *down = tb_switch_downstream_port(up->sw); enum tb_link_width width_up, width_down; int consumed_up, consumed_down; ret = tb_consumed_dp_bandwidth(tb, src_port, dst_port, up, &consumed_up, &consumed_down); if (ret) break; if (downstream) { /* * Downstream so make sure upstream is within the 36G * (40G - guard band 10%), and the requested is above * what the threshold is. */ if (consumed_up + requested_up >= TB_ASYM_MIN) { ret = -ENOBUFS; break; } /* Does consumed + requested exceed the threshold */ if (consumed_down + requested_down < asym_threshold) continue; width_up = TB_LINK_WIDTH_ASYM_RX; width_down = TB_LINK_WIDTH_ASYM_TX; } else { /* Upstream, the opposite of above */ if (consumed_down + requested_down >= TB_ASYM_MIN) { ret = -ENOBUFS; break; } if (consumed_up + requested_up < asym_threshold) continue; width_up = TB_LINK_WIDTH_ASYM_TX; width_down = TB_LINK_WIDTH_ASYM_RX; } if (up->sw->link_width == width_up) continue; if (!tb_port_width_supported(up, width_up) || !tb_port_width_supported(down, width_down)) continue; /* * Disable CL states before doing any transitions. We * delayed it until now that we know there is a real * transition taking place. */ if (!clx_disabled) { clx = tb_disable_clx(sw); clx_disabled = true; } tb_sw_dbg(up->sw, "configuring asymmetric link\n"); /* * Here requested + consumed > threshold so we need to * transtion the link into asymmetric now. */ ret = tb_switch_set_link_width(up->sw, width_up); if (ret) { tb_sw_warn(up->sw, "failed to set link width\n"); break; } } /* Re-enable CL states if they were previosly enabled */ if (clx) tb_enable_clx(sw); return ret; } /** * tb_configure_sym() - Transition links to symmetric if possible * @tb: Domain structure * @src_port: Source adapter to start the transition * @dst_port: Destination adapter * @keep_asym: Keep asymmetric link if preferred * * Goes over each link from @src_port to @dst_port and tries to * transition the link to symmetric if the currently consumed bandwidth * allows and link asymmetric preference is ignored (if @keep_asym is %false). */ static int tb_configure_sym(struct tb *tb, struct tb_port *src_port, struct tb_port *dst_port, bool keep_asym) { bool clx = false, clx_disabled = false, downstream; struct tb_switch *sw; struct tb_port *up; int ret = 0; if (!asym_threshold) return 0; downstream = tb_port_path_direction_downstream(src_port, dst_port); /* Pick up router deepest in the hierarchy */ if (downstream) sw = dst_port->sw; else sw = src_port->sw; tb_for_each_upstream_port_on_path(src_port, dst_port, up) { int consumed_up, consumed_down; /* Already symmetric */ if (up->sw->link_width <= TB_LINK_WIDTH_DUAL) continue; /* Unplugged, no need to switch */ if (up->sw->is_unplugged) continue; ret = tb_consumed_dp_bandwidth(tb, src_port, dst_port, up, &consumed_up, &consumed_down); if (ret) break; if (downstream) { /* * Downstream so we want the consumed_down < threshold. * Upstream traffic should be less than 36G (40G * guard band 10%) as the link was configured asymmetric * already. */ if (consumed_down >= asym_threshold) continue; } else { if (consumed_up >= asym_threshold) continue; } if (up->sw->link_width == TB_LINK_WIDTH_DUAL) continue; /* * Here consumed < threshold so we can transition the * link to symmetric. * * However, if the router prefers asymmetric link we * honor that (unless @keep_asym is %false). */ if (keep_asym && up->sw->preferred_link_width > TB_LINK_WIDTH_DUAL) { tb_sw_dbg(up->sw, "keeping preferred asymmetric link\n"); continue; } /* Disable CL states before doing any transitions */ if (!clx_disabled) { clx = tb_disable_clx(sw); clx_disabled = true; } tb_sw_dbg(up->sw, "configuring symmetric link\n"); ret = tb_switch_set_link_width(up->sw, TB_LINK_WIDTH_DUAL); if (ret) { tb_sw_warn(up->sw, "failed to set link width\n"); break; } } /* Re-enable CL states if they were previosly enabled */ if (clx) tb_enable_clx(sw); return ret; } static void tb_configure_link(struct tb_port *down, struct tb_port *up, struct tb_switch *sw) { struct tb *tb = sw->tb; /* Link the routers using both links if available */ down->remote = up; up->remote = down; if (down->dual_link_port && up->dual_link_port) { down->dual_link_port->remote = up->dual_link_port; up->dual_link_port->remote = down->dual_link_port; } /* * Enable lane bonding if the link is currently two single lane * links. */ if (sw->link_width < TB_LINK_WIDTH_DUAL) tb_switch_set_link_width(sw, TB_LINK_WIDTH_DUAL); /* * Device router that comes up as symmetric link is * connected deeper in the hierarchy, we transition the links * above into symmetric if bandwidth allows. */ if (tb_switch_depth(sw) > 1 && tb_port_get_link_generation(up) >= 4 && up->sw->link_width == TB_LINK_WIDTH_DUAL) { struct tb_port *host_port; host_port = tb_port_at(tb_route(sw), tb->root_switch); tb_configure_sym(tb, host_port, up, false); } /* Set the link configured */ tb_switch_configure_link(sw); } static void tb_scan_port(struct tb_port *port); /* * tb_scan_switch() - scan for and initialize downstream switches */ static void tb_scan_switch(struct tb_switch *sw) { struct tb_port *port; pm_runtime_get_sync(&sw->dev); tb_switch_for_each_port(sw, port) tb_scan_port(port); pm_runtime_mark_last_busy(&sw->dev); pm_runtime_put_autosuspend(&sw->dev); } /* * tb_scan_port() - check for and initialize switches below port */ static void tb_scan_port(struct tb_port *port) { struct tb_cm *tcm = tb_priv(port->sw->tb); struct tb_port *upstream_port; bool discovery = false; struct tb_switch *sw; if (tb_is_upstream_port(port)) return; if (tb_port_is_dpout(port) && tb_dp_port_hpd_is_active(port) == 1 && !tb_dp_port_is_enabled(port)) { tb_port_dbg(port, "DP adapter HPD set, queuing hotplug\n"); tb_queue_hotplug(port->sw->tb, tb_route(port->sw), port->port, false); return; } if (port->config.type != TB_TYPE_PORT) return; if (port->dual_link_port && port->link_nr) return; /* * Downstream switch is reachable through two ports. * Only scan on the primary port (link_nr == 0). */ if (port->usb4) pm_runtime_get_sync(&port->usb4->dev); if (tb_wait_for_port(port, false) <= 0) goto out_rpm_put; if (port->remote) { tb_port_dbg(port, "port already has a remote\n"); goto out_rpm_put; } tb_retimer_scan(port, true); sw = tb_switch_alloc(port->sw->tb, &port->sw->dev, tb_downstream_route(port)); if (IS_ERR(sw)) { /* * If there is an error accessing the connected switch * it may be connected to another domain. Also we allow * the other domain to be connected to a max depth switch. */ if (PTR_ERR(sw) == -EIO || PTR_ERR(sw) == -EADDRNOTAVAIL) tb_scan_xdomain(port); goto out_rpm_put; } if (tb_switch_configure(sw)) { tb_switch_put(sw); goto out_rpm_put; } /* * If there was previously another domain connected remove it * first. */ if (port->xdomain) { tb_xdomain_remove(port->xdomain); tb_port_unconfigure_xdomain(port); port->xdomain = NULL; } /* * Do not send uevents until we have discovered all existing * tunnels and know which switches were authorized already by * the boot firmware. */ if (!tcm->hotplug_active) { dev_set_uevent_suppress(&sw->dev, true); discovery = true; } /* * At the moment Thunderbolt 2 and beyond (devices with LC) we * can support runtime PM. */ sw->rpm = sw->generation > 1; if (tb_switch_add(sw)) { tb_switch_put(sw); goto out_rpm_put; } upstream_port = tb_upstream_port(sw); tb_configure_link(port, upstream_port, sw); /* * CL0s and CL1 are enabled and supported together. * Silently ignore CLx enabling in case CLx is not supported. */ if (discovery) tb_sw_dbg(sw, "discovery, not touching CL states\n"); else if (tb_enable_clx(sw)) tb_sw_warn(sw, "failed to enable CL states\n"); if (tb_enable_tmu(sw)) tb_sw_warn(sw, "failed to enable TMU\n"); /* * Configuration valid needs to be set after the TMU has been * enabled for the upstream port of the router so we do it here. */ tb_switch_configuration_valid(sw); /* Scan upstream retimers */ tb_retimer_scan(upstream_port, true); /* * Create USB 3.x tunnels only when the switch is plugged to the * domain. This is because we scan the domain also during discovery * and want to discover existing USB 3.x tunnels before we create * any new. */ if (tcm->hotplug_active && tb_tunnel_usb3(sw->tb, sw)) tb_sw_warn(sw, "USB3 tunnel creation failed\n"); tb_add_dp_resources(sw); tb_scan_switch(sw); out_rpm_put: if (port->usb4) { pm_runtime_mark_last_busy(&port->usb4->dev); pm_runtime_put_autosuspend(&port->usb4->dev); } } static void tb_recalc_estimated_bandwidth_for_group(struct tb_bandwidth_group *group) { struct tb_tunnel *first_tunnel; struct tb *tb = group->tb; struct tb_port *in; int ret; tb_dbg(tb, "re-calculating bandwidth estimation for group %u\n", group->index); first_tunnel = NULL; list_for_each_entry(in, &group->ports, group_list) { int estimated_bw, estimated_up, estimated_down; struct tb_tunnel *tunnel; struct tb_port *out; if (!usb4_dp_port_bandwidth_mode_enabled(in)) continue; tunnel = tb_find_tunnel(tb, TB_TUNNEL_DP, in, NULL); if (WARN_ON(!tunnel)) break; if (!first_tunnel) { /* * Since USB3 bandwidth is shared by all DP * tunnels under the host router USB4 port, even * if they do not begin from the host router, we * can release USB3 bandwidth just once and not * for each tunnel separately. */ first_tunnel = tunnel; ret = tb_release_unused_usb3_bandwidth(tb, first_tunnel->src_port, first_tunnel->dst_port); if (ret) { tb_tunnel_warn(tunnel, "failed to release unused bandwidth\n"); break; } } out = tunnel->dst_port; ret = tb_available_bandwidth(tb, in, out, &estimated_up, &estimated_down, true); if (ret) { tb_tunnel_warn(tunnel, "failed to re-calculate estimated bandwidth\n"); break; } /* * Estimated bandwidth includes: * - already allocated bandwidth for the DP tunnel * - available bandwidth along the path * - bandwidth allocated for USB 3.x but not used. */ if (tb_tunnel_direction_downstream(tunnel)) estimated_bw = estimated_down; else estimated_bw = estimated_up; /* * If there is reserved bandwidth for the group that is * not yet released we report that too. */ tb_tunnel_dbg(tunnel, "re-calculated estimated bandwidth %u (+ %u reserved) = %u Mb/s\n", estimated_bw, group->reserved, estimated_bw + group->reserved); if (usb4_dp_port_set_estimated_bandwidth(in, estimated_bw + group->reserved)) tb_tunnel_warn(tunnel, "failed to update estimated bandwidth\n"); } if (first_tunnel) tb_reclaim_usb3_bandwidth(tb, first_tunnel->src_port, first_tunnel->dst_port); tb_dbg(tb, "bandwidth estimation for group %u done\n", group->index); } static void tb_recalc_estimated_bandwidth(struct tb *tb) { struct tb_cm *tcm = tb_priv(tb); int i; tb_dbg(tb, "bandwidth consumption changed, re-calculating estimated bandwidth\n"); for (i = 0; i < ARRAY_SIZE(tcm->groups); i++) { struct tb_bandwidth_group *group = &tcm->groups[i]; if (!list_empty(&group->ports)) tb_recalc_estimated_bandwidth_for_group(group); } tb_dbg(tb, "bandwidth re-calculation done\n"); } static bool __release_group_bandwidth(struct tb_bandwidth_group *group) { if (group->reserved) { tb_dbg(group->tb, "group %d released total %d Mb/s\n", group->index, group->reserved); group->reserved = 0; return true; } return false; } static void __configure_group_sym(struct tb_bandwidth_group *group) { struct tb_tunnel *tunnel; struct tb_port *in; if (list_empty(&group->ports)) return; /* * All the tunnels in the group go through the same USB4 links * so we find the first one here and pass the IN and OUT * adapters to tb_configure_sym() which now transitions the * links back to symmetric if bandwidth requirement < asym_threshold. * * We do this here to avoid unnecessary transitions (for example * if the graphics released bandwidth for other tunnel in the * same group). */ in = list_first_entry(&group->ports, struct tb_port, group_list); tunnel = tb_find_tunnel(group->tb, TB_TUNNEL_DP, in, NULL); if (tunnel) tb_configure_sym(group->tb, in, tunnel->dst_port, true); } static void tb_bandwidth_group_release_work(struct work_struct *work) { struct tb_bandwidth_group *group = container_of(work, typeof(*group), release_work.work); struct tb *tb = group->tb; mutex_lock(&tb->lock); if (__release_group_bandwidth(group)) tb_recalc_estimated_bandwidth(tb); __configure_group_sym(group); mutex_unlock(&tb->lock); } static void tb_init_bandwidth_groups(struct tb_cm *tcm) { int i; for (i = 0; i < ARRAY_SIZE(tcm->groups); i++) { struct tb_bandwidth_group *group = &tcm->groups[i]; group->tb = tcm_to_tb(tcm); group->index = i + 1; INIT_LIST_HEAD(&group->ports); INIT_DELAYED_WORK(&group->release_work, tb_bandwidth_group_release_work); } } static void tb_bandwidth_group_attach_port(struct tb_bandwidth_group *group, struct tb_port *in) { if (!group || WARN_ON(in->group)) return; in->group = group; list_add_tail(&in->group_list, &group->ports); tb_port_dbg(in, "attached to bandwidth group %d\n", group->index); } static struct tb_bandwidth_group *tb_find_free_bandwidth_group(struct tb_cm *tcm) { int i; for (i = 0; i < ARRAY_SIZE(tcm->groups); i++) { struct tb_bandwidth_group *group = &tcm->groups[i]; if (list_empty(&group->ports)) return group; } return NULL; } static struct tb_bandwidth_group * tb_attach_bandwidth_group(struct tb_cm *tcm, struct tb_port *in, struct tb_port *out) { struct tb_bandwidth_group *group; struct tb_tunnel *tunnel; /* * Find all DP tunnels that go through all the same USB4 links * as this one. Because we always setup tunnels the same way we * can just check for the routers at both ends of the tunnels * and if they are the same we have a match. */ list_for_each_entry(tunnel, &tcm->tunnel_list, list) { if (!tb_tunnel_is_dp(tunnel)) continue; if (tunnel->src_port->sw == in->sw && tunnel->dst_port->sw == out->sw) { group = tunnel->src_port->group; if (group) { tb_bandwidth_group_attach_port(group, in); return group; } } } /* Pick up next available group then */ group = tb_find_free_bandwidth_group(tcm); if (group) tb_bandwidth_group_attach_port(group, in); else tb_port_warn(in, "no available bandwidth groups\n"); return group; } static void tb_discover_bandwidth_group(struct tb_cm *tcm, struct tb_port *in, struct tb_port *out) { if (usb4_dp_port_bandwidth_mode_enabled(in)) { int index, i; index = usb4_dp_port_group_id(in); for (i = 0; i < ARRAY_SIZE(tcm->groups); i++) { if (tcm->groups[i].index == index) { tb_bandwidth_group_attach_port(&tcm->groups[i], in); return; } } } tb_attach_bandwidth_group(tcm, in, out); } static void tb_detach_bandwidth_group(struct tb_port *in) { struct tb_bandwidth_group *group = in->group; if (group) { in->group = NULL; list_del_init(&in->group_list); tb_port_dbg(in, "detached from bandwidth group %d\n", group->index); /* No more tunnels so release the reserved bandwidth if any */ if (list_empty(&group->ports)) { cancel_delayed_work(&group->release_work); __release_group_bandwidth(group); } } } static void tb_discover_tunnels(struct tb *tb) { struct tb_cm *tcm = tb_priv(tb); struct tb_tunnel *tunnel; tb_switch_discover_tunnels(tb->root_switch, &tcm->tunnel_list, true); list_for_each_entry(tunnel, &tcm->tunnel_list, list) { if (tb_tunnel_is_pci(tunnel)) { struct tb_switch *parent = tunnel->dst_port->sw; while (parent != tunnel->src_port->sw) { parent->boot = true; parent = tb_switch_parent(parent); } } else if (tb_tunnel_is_dp(tunnel)) { struct tb_port *in = tunnel->src_port; struct tb_port *out = tunnel->dst_port; /* Keep the domain from powering down */ pm_runtime_get_sync(&in->sw->dev); pm_runtime_get_sync(&out->sw->dev); tb_discover_bandwidth_group(tcm, in, out); } } } static void tb_deactivate_and_free_tunnel(struct tb_tunnel *tunnel) { struct tb_port *src_port, *dst_port; struct tb *tb; if (!tunnel) return; tb_tunnel_deactivate(tunnel); list_del(&tunnel->list); tb = tunnel->tb; src_port = tunnel->src_port; dst_port = tunnel->dst_port; switch (tunnel->type) { case TB_TUNNEL_DP: tb_detach_bandwidth_group(src_port); /* * In case of DP tunnel make sure the DP IN resource is * deallocated properly. */ tb_switch_dealloc_dp_resource(src_port->sw, src_port); /* * If bandwidth on a link is < asym_threshold * transition the link to symmetric. */ tb_configure_sym(tb, src_port, dst_port, true); /* Now we can allow the domain to runtime suspend again */ pm_runtime_mark_last_busy(&dst_port->sw->dev); pm_runtime_put_autosuspend(&dst_port->sw->dev); pm_runtime_mark_last_busy(&src_port->sw->dev); pm_runtime_put_autosuspend(&src_port->sw->dev); fallthrough; case TB_TUNNEL_USB3: tb_reclaim_usb3_bandwidth(tb, src_port, dst_port); break; default: /* * PCIe and DMA tunnels do not consume guaranteed * bandwidth. */ break; } tb_tunnel_free(tunnel); } /* * tb_free_invalid_tunnels() - destroy tunnels of devices that have gone away */ static void tb_free_invalid_tunnels(struct tb *tb) { struct tb_cm *tcm = tb_priv(tb); struct tb_tunnel *tunnel; struct tb_tunnel *n; list_for_each_entry_safe(tunnel, n, &tcm->tunnel_list, list) { if (tb_tunnel_is_invalid(tunnel)) tb_deactivate_and_free_tunnel(tunnel); } } /* * tb_free_unplugged_children() - traverse hierarchy and free unplugged switches */ static void tb_free_unplugged_children(struct tb_switch *sw) { struct tb_port *port; tb_switch_for_each_port(sw, port) { if (!tb_port_has_remote(port)) continue; if (port->remote->sw->is_unplugged) { tb_retimer_remove_all(port); tb_remove_dp_resources(port->remote->sw); tb_switch_unconfigure_link(port->remote->sw); tb_switch_set_link_width(port->remote->sw, TB_LINK_WIDTH_SINGLE); tb_switch_remove(port->remote->sw); port->remote = NULL; if (port->dual_link_port) port->dual_link_port->remote = NULL; } else { tb_free_unplugged_children(port->remote->sw); } } } static struct tb_port *tb_find_pcie_down(struct tb_switch *sw, const struct tb_port *port) { struct tb_port *down = NULL; /* * To keep plugging devices consistently in the same PCIe * hierarchy, do mapping here for switch downstream PCIe ports. */ if (tb_switch_is_usb4(sw)) { down = usb4_switch_map_pcie_down(sw, port); } else if (!tb_route(sw)) { int phy_port = tb_phy_port_from_link(port->port); int index; /* * Hard-coded Thunderbolt port to PCIe down port mapping * per controller. */ if (tb_switch_is_cactus_ridge(sw) || tb_switch_is_alpine_ridge(sw)) index = !phy_port ? 6 : 7; else if (tb_switch_is_falcon_ridge(sw)) index = !phy_port ? 6 : 8; else if (tb_switch_is_titan_ridge(sw)) index = !phy_port ? 8 : 9; else goto out; /* Validate the hard-coding */ if (WARN_ON(index > sw->config.max_port_number)) goto out; down = &sw->ports[index]; } if (down) { if (WARN_ON(!tb_port_is_pcie_down(down))) goto out; if (tb_pci_port_is_enabled(down)) goto out; return down; } out: return tb_find_unused_port(sw, TB_TYPE_PCIE_DOWN); } static struct tb_port *tb_find_dp_out(struct tb *tb, struct tb_port *in) { struct tb_port *host_port, *port; struct tb_cm *tcm = tb_priv(tb); host_port = tb_route(in->sw) ? tb_port_at(tb_route(in->sw), tb->root_switch) : NULL; list_for_each_entry(port, &tcm->dp_resources, list) { if (!tb_port_is_dpout(port)) continue; if (tb_port_is_enabled(port)) { tb_port_dbg(port, "DP OUT in use\n"); continue; } /* Needs to be on different routers */ if (in->sw == port->sw) { tb_port_dbg(port, "skipping DP OUT on same router\n"); continue; } tb_port_dbg(port, "DP OUT available\n"); /* * Keep the DP tunnel under the topology starting from * the same host router downstream port. */ if (host_port && tb_route(port->sw)) { struct tb_port *p; p = tb_port_at(tb_route(port->sw), tb->root_switch); if (p != host_port) continue; } return port; } return NULL; } static bool tb_tunnel_one_dp(struct tb *tb, struct tb_port *in, struct tb_port *out) { int available_up, available_down, ret, link_nr; struct tb_cm *tcm = tb_priv(tb); int consumed_up, consumed_down; struct tb_tunnel *tunnel; /* * This is only applicable to links that are not bonded (so * when Thunderbolt 1 hardware is involved somewhere in the * topology). For these try to share the DP bandwidth between * the two lanes. */ link_nr = 1; list_for_each_entry(tunnel, &tcm->tunnel_list, list) { if (tb_tunnel_is_dp(tunnel)) { link_nr = 0; break; } } /* * DP stream needs the domain to be active so runtime resume * both ends of the tunnel. * * This should bring the routers in the middle active as well * and keeps the domain from runtime suspending while the DP * tunnel is active. */ pm_runtime_get_sync(&in->sw->dev); pm_runtime_get_sync(&out->sw->dev); if (tb_switch_alloc_dp_resource(in->sw, in)) { tb_port_dbg(in, "no resource available for DP IN, not tunneling\n"); goto err_rpm_put; } if (!tb_attach_bandwidth_group(tcm, in, out)) goto err_dealloc_dp; /* Make all unused USB3 bandwidth available for the new DP tunnel */ ret = tb_release_unused_usb3_bandwidth(tb, in, out); if (ret) { tb_warn(tb, "failed to release unused bandwidth\n"); goto err_detach_group; } ret = tb_available_bandwidth(tb, in, out, &available_up, &available_down, true); if (ret) goto err_reclaim_usb; tb_dbg(tb, "available bandwidth for new DP tunnel %u/%u Mb/s\n", available_up, available_down); tunnel = tb_tunnel_alloc_dp(tb, in, out, link_nr, available_up, available_down); if (!tunnel) { tb_port_dbg(out, "could not allocate DP tunnel\n"); goto err_reclaim_usb; } if (tb_tunnel_activate(tunnel)) { tb_port_info(out, "DP tunnel activation failed, aborting\n"); goto err_free; } /* If fail reading tunnel's consumed bandwidth, tear it down */ ret = tb_tunnel_consumed_bandwidth(tunnel, &consumed_up, &consumed_down); if (ret) goto err_deactivate; list_add_tail(&tunnel->list, &tcm->tunnel_list); tb_reclaim_usb3_bandwidth(tb, in, out); /* * Transition the links to asymmetric if the consumption exceeds * the threshold. */ tb_configure_asym(tb, in, out, consumed_up, consumed_down); /* Update the domain with the new bandwidth estimation */ tb_recalc_estimated_bandwidth(tb); /* * In case of DP tunnel exists, change host router's 1st children * TMU mode to HiFi for CL0s to work. */ tb_increase_tmu_accuracy(tunnel); return true; err_deactivate: tb_tunnel_deactivate(tunnel); err_free: tb_tunnel_free(tunnel); err_reclaim_usb: tb_reclaim_usb3_bandwidth(tb, in, out); err_detach_group: tb_detach_bandwidth_group(in); err_dealloc_dp: tb_switch_dealloc_dp_resource(in->sw, in); err_rpm_put: pm_runtime_mark_last_busy(&out->sw->dev); pm_runtime_put_autosuspend(&out->sw->dev); pm_runtime_mark_last_busy(&in->sw->dev); pm_runtime_put_autosuspend(&in->sw->dev); return false; } static void tb_tunnel_dp(struct tb *tb) { struct tb_cm *tcm = tb_priv(tb); struct tb_port *port, *in, *out; if (!tb_acpi_may_tunnel_dp()) { tb_dbg(tb, "DP tunneling disabled, not creating tunnel\n"); return; } /* * Find pair of inactive DP IN and DP OUT adapters and then * establish a DP tunnel between them. */ tb_dbg(tb, "looking for DP IN <-> DP OUT pairs:\n"); in = NULL; out = NULL; list_for_each_entry(port, &tcm->dp_resources, list) { if (!tb_port_is_dpin(port)) continue; if (tb_port_is_enabled(port)) { tb_port_dbg(port, "DP IN in use\n"); continue; } in = port; tb_port_dbg(in, "DP IN available\n"); out = tb_find_dp_out(tb, port); if (out) tb_tunnel_one_dp(tb, in, out); else tb_port_dbg(in, "no suitable DP OUT adapter available, not tunneling\n"); } if (!in) tb_dbg(tb, "no suitable DP IN adapter available, not tunneling\n"); } static void tb_enter_redrive(struct tb_port *port) { struct tb_switch *sw = port->sw; if (!(sw->quirks & QUIRK_KEEP_POWER_IN_DP_REDRIVE)) return; /* * If we get hot-unplug for the DP IN port of the host router * and the DP resource is not available anymore it means there * is a monitor connected directly to the Type-C port and we are * in "redrive" mode. For this to work we cannot enter RTD3 so * we bump up the runtime PM reference count here. */ if (!tb_port_is_dpin(port)) return; if (tb_route(sw)) return; if (!tb_switch_query_dp_resource(sw, port)) { port->redrive = true; pm_runtime_get(&sw->dev); tb_port_dbg(port, "enter redrive mode, keeping powered\n"); } } static void tb_exit_redrive(struct tb_port *port) { struct tb_switch *sw = port->sw; if (!(sw->quirks & QUIRK_KEEP_POWER_IN_DP_REDRIVE)) return; if (!tb_port_is_dpin(port)) return; if (tb_route(sw)) return; if (port->redrive && tb_switch_query_dp_resource(sw, port)) { port->redrive = false; pm_runtime_put(&sw->dev); tb_port_dbg(port, "exit redrive mode\n"); } } static void tb_dp_resource_unavailable(struct tb *tb, struct tb_port *port) { struct tb_port *in, *out; struct tb_tunnel *tunnel; if (tb_port_is_dpin(port)) { tb_port_dbg(port, "DP IN resource unavailable\n"); in = port; out = NULL; } else { tb_port_dbg(port, "DP OUT resource unavailable\n"); in = NULL; out = port; } tunnel = tb_find_tunnel(tb, TB_TUNNEL_DP, in, out); if (tunnel) tb_deactivate_and_free_tunnel(tunnel); else tb_enter_redrive(port); list_del_init(&port->list); /* * See if there is another DP OUT port that can be used for * to create another tunnel. */ tb_recalc_estimated_bandwidth(tb); tb_tunnel_dp(tb); } static void tb_dp_resource_available(struct tb *tb, struct tb_port *port) { struct tb_cm *tcm = tb_priv(tb); struct tb_port *p; if (tb_port_is_enabled(port)) return; list_for_each_entry(p, &tcm->dp_resources, list) { if (p == port) return; } tb_port_dbg(port, "DP %s resource available after hotplug\n", tb_port_is_dpin(port) ? "IN" : "OUT"); list_add_tail(&port->list, &tcm->dp_resources); tb_exit_redrive(port); /* Look for suitable DP IN <-> DP OUT pairs now */ tb_tunnel_dp(tb); } static void tb_disconnect_and_release_dp(struct tb *tb) { struct tb_cm *tcm = tb_priv(tb); struct tb_tunnel *tunnel, *n; /* * Tear down all DP tunnels and release their resources. They * will be re-established after resume based on plug events. */ list_for_each_entry_safe_reverse(tunnel, n, &tcm->tunnel_list, list) { if (tb_tunnel_is_dp(tunnel)) tb_deactivate_and_free_tunnel(tunnel); } while (!list_empty(&tcm->dp_resources)) { struct tb_port *port; port = list_first_entry(&tcm->dp_resources, struct tb_port, list); list_del_init(&port->list); } } static int tb_disconnect_pci(struct tb *tb, struct tb_switch *sw) { struct tb_tunnel *tunnel; struct tb_port *up; up = tb_switch_find_port(sw, TB_TYPE_PCIE_UP); if (WARN_ON(!up)) return -ENODEV; tunnel = tb_find_tunnel(tb, TB_TUNNEL_PCI, NULL, up); if (WARN_ON(!tunnel)) return -ENODEV; tb_switch_xhci_disconnect(sw); tb_tunnel_deactivate(tunnel); list_del(&tunnel->list); tb_tunnel_free(tunnel); return 0; } static int tb_tunnel_pci(struct tb *tb, struct tb_switch *sw) { struct tb_port *up, *down, *port; struct tb_cm *tcm = tb_priv(tb); struct tb_tunnel *tunnel; up = tb_switch_find_port(sw, TB_TYPE_PCIE_UP); if (!up) return 0; /* * Look up available down port. Since we are chaining it should * be found right above this switch. */ port = tb_switch_downstream_port(sw); down = tb_find_pcie_down(tb_switch_parent(sw), port); if (!down) return 0; tunnel = tb_tunnel_alloc_pci(tb, up, down); if (!tunnel) return -ENOMEM; if (tb_tunnel_activate(tunnel)) { tb_port_info(up, "PCIe tunnel activation failed, aborting\n"); tb_tunnel_free(tunnel); return -EIO; } /* * PCIe L1 is needed to enable CL0s for Titan Ridge so enable it * here. */ if (tb_switch_pcie_l1_enable(sw)) tb_sw_warn(sw, "failed to enable PCIe L1 for Titan Ridge\n"); if (tb_switch_xhci_connect(sw)) tb_sw_warn(sw, "failed to connect xHCI\n"); list_add_tail(&tunnel->list, &tcm->tunnel_list); return 0; } static int tb_approve_xdomain_paths(struct tb *tb, struct tb_xdomain *xd, int transmit_path, int transmit_ring, int receive_path, int receive_ring) { struct tb_cm *tcm = tb_priv(tb); struct tb_port *nhi_port, *dst_port; struct tb_tunnel *tunnel; struct tb_switch *sw; int ret; sw = tb_to_switch(xd->dev.parent); dst_port = tb_port_at(xd->route, sw); nhi_port = tb_switch_find_port(tb->root_switch, TB_TYPE_NHI); mutex_lock(&tb->lock); /* * When tunneling DMA paths the link should not enter CL states * so disable them now. */ tb_disable_clx(sw); tunnel = tb_tunnel_alloc_dma(tb, nhi_port, dst_port, transmit_path, transmit_ring, receive_path, receive_ring); if (!tunnel) { ret = -ENOMEM; goto err_clx; } if (tb_tunnel_activate(tunnel)) { tb_port_info(nhi_port, "DMA tunnel activation failed, aborting\n"); ret = -EIO; goto err_free; } list_add_tail(&tunnel->list, &tcm->tunnel_list); mutex_unlock(&tb->lock); return 0; err_free: tb_tunnel_free(tunnel); err_clx: tb_enable_clx(sw); mutex_unlock(&tb->lock); return ret; } static void __tb_disconnect_xdomain_paths(struct tb *tb, struct tb_xdomain *xd, int transmit_path, int transmit_ring, int receive_path, int receive_ring) { struct tb_cm *tcm = tb_priv(tb); struct tb_port *nhi_port, *dst_port; struct tb_tunnel *tunnel, *n; struct tb_switch *sw; sw = tb_to_switch(xd->dev.parent); dst_port = tb_port_at(xd->route, sw); nhi_port = tb_switch_find_port(tb->root_switch, TB_TYPE_NHI); list_for_each_entry_safe(tunnel, n, &tcm->tunnel_list, list) { if (!tb_tunnel_is_dma(tunnel)) continue; if (tunnel->src_port != nhi_port || tunnel->dst_port != dst_port) continue; if (tb_tunnel_match_dma(tunnel, transmit_path, transmit_ring, receive_path, receive_ring)) tb_deactivate_and_free_tunnel(tunnel); } /* * Try to re-enable CL states now, it is OK if this fails * because we may still have another DMA tunnel active through * the same host router USB4 downstream port. */ tb_enable_clx(sw); } static int tb_disconnect_xdomain_paths(struct tb *tb, struct tb_xdomain *xd, int transmit_path, int transmit_ring, int receive_path, int receive_ring) { if (!xd->is_unplugged) { mutex_lock(&tb->lock); __tb_disconnect_xdomain_paths(tb, xd, transmit_path, transmit_ring, receive_path, receive_ring); mutex_unlock(&tb->lock); } return 0; } /* hotplug handling */ /* * tb_handle_hotplug() - handle hotplug event * * Executes on tb->wq. */ static void tb_handle_hotplug(struct work_struct *work) { struct tb_hotplug_event *ev = container_of(work, typeof(*ev), work); struct tb *tb = ev->tb; struct tb_cm *tcm = tb_priv(tb); struct tb_switch *sw; struct tb_port *port; /* Bring the domain back from sleep if it was suspended */ pm_runtime_get_sync(&tb->dev); mutex_lock(&tb->lock); if (!tcm->hotplug_active) goto out; /* during init, suspend or shutdown */ sw = tb_switch_find_by_route(tb, ev->route); if (!sw) { tb_warn(tb, "hotplug event from non existent switch %llx:%x (unplug: %d)\n", ev->route, ev->port, ev->unplug); goto out; } if (ev->port > sw->config.max_port_number) { tb_warn(tb, "hotplug event from non existent port %llx:%x (unplug: %d)\n", ev->route, ev->port, ev->unplug); goto put_sw; } port = &sw->ports[ev->port]; if (tb_is_upstream_port(port)) { tb_dbg(tb, "hotplug event for upstream port %llx:%x (unplug: %d)\n", ev->route, ev->port, ev->unplug); goto put_sw; } pm_runtime_get_sync(&sw->dev); if (ev->unplug) { tb_retimer_remove_all(port); if (tb_port_has_remote(port)) { tb_port_dbg(port, "switch unplugged\n"); tb_sw_set_unplugged(port->remote->sw); tb_free_invalid_tunnels(tb); tb_remove_dp_resources(port->remote->sw); tb_switch_tmu_disable(port->remote->sw); tb_switch_unconfigure_link(port->remote->sw); tb_switch_set_link_width(port->remote->sw, TB_LINK_WIDTH_SINGLE); tb_switch_remove(port->remote->sw); port->remote = NULL; if (port->dual_link_port) port->dual_link_port->remote = NULL; /* Maybe we can create another DP tunnel */ tb_recalc_estimated_bandwidth(tb); tb_tunnel_dp(tb); } else if (port->xdomain) { struct tb_xdomain *xd = tb_xdomain_get(port->xdomain); tb_port_dbg(port, "xdomain unplugged\n"); /* * Service drivers are unbound during * tb_xdomain_remove() so setting XDomain as * unplugged here prevents deadlock if they call * tb_xdomain_disable_paths(). We will tear down * all the tunnels below. */ xd->is_unplugged = true; tb_xdomain_remove(xd); port->xdomain = NULL; __tb_disconnect_xdomain_paths(tb, xd, -1, -1, -1, -1); tb_xdomain_put(xd); tb_port_unconfigure_xdomain(port); } else if (tb_port_is_dpout(port) || tb_port_is_dpin(port)) { tb_dp_resource_unavailable(tb, port); } else if (!port->port) { tb_sw_dbg(sw, "xHCI disconnect request\n"); tb_switch_xhci_disconnect(sw); } else { tb_port_dbg(port, "got unplug event for disconnected port, ignoring\n"); } } else if (port->remote) { tb_port_dbg(port, "got plug event for connected port, ignoring\n"); } else if (!port->port && sw->authorized) { tb_sw_dbg(sw, "xHCI connect request\n"); tb_switch_xhci_connect(sw); } else { if (tb_port_is_null(port)) { tb_port_dbg(port, "hotplug: scanning\n"); tb_scan_port(port); if (!port->remote) tb_port_dbg(port, "hotplug: no switch found\n"); } else if (tb_port_is_dpout(port) || tb_port_is_dpin(port)) { tb_dp_resource_available(tb, port); } } pm_runtime_mark_last_busy(&sw->dev); pm_runtime_put_autosuspend(&sw->dev); put_sw: tb_switch_put(sw); out: mutex_unlock(&tb->lock); pm_runtime_mark_last_busy(&tb->dev); pm_runtime_put_autosuspend(&tb->dev); kfree(ev); } static int tb_alloc_dp_bandwidth(struct tb_tunnel *tunnel, int *requested_up, int *requested_down) { int allocated_up, allocated_down, available_up, available_down, ret; int requested_up_corrected, requested_down_corrected, granularity; int max_up, max_down, max_up_rounded, max_down_rounded; struct tb_bandwidth_group *group; struct tb *tb = tunnel->tb; struct tb_port *in, *out; bool downstream; ret = tb_tunnel_allocated_bandwidth(tunnel, &allocated_up, &allocated_down); if (ret) return ret; in = tunnel->src_port; out = tunnel->dst_port; tb_tunnel_dbg(tunnel, "bandwidth allocated currently %d/%d Mb/s\n", allocated_up, allocated_down); /* * If we get rounded up request from graphics side, say HBR2 x 4 * that is 17500 instead of 17280 (this is because of the * granularity), we allow it too. Here the graphics has already * negotiated with the DPRX the maximum possible rates (which is * 17280 in this case). * * Since the link cannot go higher than 17280 we use that in our * calculations but the DP IN adapter Allocated BW write must be * the same value (17500) otherwise the adapter will mark it as * failed for graphics. */ ret = tb_tunnel_maximum_bandwidth(tunnel, &max_up, &max_down); if (ret) goto fail; ret = usb4_dp_port_granularity(in); if (ret < 0) goto fail; granularity = ret; max_up_rounded = roundup(max_up, granularity); max_down_rounded = roundup(max_down, granularity); /* * This will "fix" the request down to the maximum supported * rate * lanes if it is at the maximum rounded up level. */ requested_up_corrected = *requested_up; if (requested_up_corrected == max_up_rounded) requested_up_corrected = max_up; else if (requested_up_corrected < 0) requested_up_corrected = 0; requested_down_corrected = *requested_down; if (requested_down_corrected == max_down_rounded) requested_down_corrected = max_down; else if (requested_down_corrected < 0) requested_down_corrected = 0; tb_tunnel_dbg(tunnel, "corrected bandwidth request %d/%d Mb/s\n", requested_up_corrected, requested_down_corrected); if ((*requested_up >= 0 && requested_up_corrected > max_up_rounded) || (*requested_down >= 0 && requested_down_corrected > max_down_rounded)) { tb_tunnel_dbg(tunnel, "bandwidth request too high (%d/%d Mb/s > %d/%d Mb/s)\n", requested_up_corrected, requested_down_corrected, max_up_rounded, max_down_rounded); ret = -ENOBUFS; goto fail; } downstream = tb_tunnel_direction_downstream(tunnel); group = in->group; if ((*requested_up >= 0 && requested_up_corrected <= allocated_up) || (*requested_down >= 0 && requested_down_corrected <= allocated_down)) { if (tunnel->bw_mode) { int reserved; /* * If requested bandwidth is less or equal than * what is currently allocated to that tunnel we * simply change the reservation of the tunnel * and add the released bandwidth for the group * for the next 10s. Then we release it for * others to use. */ if (downstream) reserved = allocated_down - *requested_down; else reserved = allocated_up - *requested_up; if (reserved > 0) { group->reserved += reserved; tb_dbg(tb, "group %d reserved %d total %d Mb/s\n", group->index, reserved, group->reserved); /* * If it was not already pending, * schedule release now. If it is then * postpone it for the next 10s (unless * it is already running in which case * the 10s already expired and we should * give the reserved back to others). */ mod_delayed_work(system_wq, &group->release_work, msecs_to_jiffies(TB_RELEASE_BW_TIMEOUT)); } } return tb_tunnel_alloc_bandwidth(tunnel, requested_up, requested_down); } /* * More bandwidth is requested. Release all the potential * bandwidth from USB3 first. */ ret = tb_release_unused_usb3_bandwidth(tb, in, out); if (ret) goto fail; /* * Then go over all tunnels that cross the same USB4 ports (they * are also in the same group but we use the same function here * that we use with the normal bandwidth allocation). */ ret = tb_available_bandwidth(tb, in, out, &available_up, &available_down, true); if (ret) goto reclaim; tb_tunnel_dbg(tunnel, "bandwidth available for allocation %d/%d (+ %u reserved) Mb/s\n", available_up, available_down, group->reserved); if ((*requested_up >= 0 && available_up + group->reserved >= requested_up_corrected) || (*requested_down >= 0 && available_down + group->reserved >= requested_down_corrected)) { int released = 0; /* * If bandwidth on a link is >= asym_threshold * transition the link to asymmetric. */ ret = tb_configure_asym(tb, in, out, *requested_up, *requested_down); if (ret) { tb_configure_sym(tb, in, out, true); goto fail; } ret = tb_tunnel_alloc_bandwidth(tunnel, requested_up, requested_down); if (ret) { tb_tunnel_warn(tunnel, "failed to allocate bandwidth\n"); tb_configure_sym(tb, in, out, true); } if (downstream) { if (*requested_down > available_down) released = *requested_down - available_down; } else { if (*requested_up > available_up) released = *requested_up - available_up; } if (released) { group->reserved -= released; tb_dbg(tb, "group %d released %d total %d Mb/s\n", group->index, released, group->reserved); } } else { ret = -ENOBUFS; } reclaim: tb_reclaim_usb3_bandwidth(tb, in, out); fail: if (ret && ret != -ENODEV) { /* * Write back the same allocated (so no change), this * makes the DPTX request fail on graphics side. */ tb_tunnel_dbg(tunnel, "failing the request by rewriting allocated %d/%d Mb/s\n", allocated_up, allocated_down); tb_tunnel_alloc_bandwidth(tunnel, &allocated_up, &allocated_down); } return ret; } static void tb_handle_dp_bandwidth_request(struct work_struct *work) { struct tb_hotplug_event *ev = container_of(work, typeof(*ev), work); int requested_bw, requested_up, requested_down, ret; struct tb_tunnel *tunnel; struct tb *tb = ev->tb; struct tb_cm *tcm = tb_priv(tb); struct tb_switch *sw; struct tb_port *in; pm_runtime_get_sync(&tb->dev); mutex_lock(&tb->lock); if (!tcm->hotplug_active) goto unlock; sw = tb_switch_find_by_route(tb, ev->route); if (!sw) { tb_warn(tb, "bandwidth request from non-existent router %llx\n", ev->route); goto unlock; } in = &sw->ports[ev->port]; if (!tb_port_is_dpin(in)) { tb_port_warn(in, "bandwidth request to non-DP IN adapter\n"); goto put_sw; } tb_port_dbg(in, "handling bandwidth allocation request\n"); tunnel = tb_find_tunnel(tb, TB_TUNNEL_DP, in, NULL); if (!tunnel) { tb_port_warn(in, "failed to find tunnel\n"); goto put_sw; } if (!usb4_dp_port_bandwidth_mode_enabled(in)) { if (tunnel->bw_mode) { /* * Reset the tunnel back to use the legacy * allocation. */ tunnel->bw_mode = false; tb_port_dbg(in, "DPTX disabled bandwidth allocation mode\n"); } else { tb_port_warn(in, "bandwidth allocation mode not enabled\n"); } goto put_sw; } ret = usb4_dp_port_requested_bandwidth(in); if (ret < 0) { if (ret == -ENODATA) { /* * There is no request active so this means the * BW allocation mode was enabled from graphics * side. At this point we know that the graphics * driver has read the DRPX capabilities so we * can offer an better bandwidth estimatation. */ tb_port_dbg(in, "DPTX enabled bandwidth allocation mode, updating estimated bandwidth\n"); tb_recalc_estimated_bandwidth(tb); } else { tb_port_warn(in, "failed to read requested bandwidth\n"); } goto put_sw; } requested_bw = ret; tb_port_dbg(in, "requested bandwidth %d Mb/s\n", requested_bw); if (tb_tunnel_direction_downstream(tunnel)) { requested_up = -1; requested_down = requested_bw; } else { requested_up = requested_bw; requested_down = -1; } ret = tb_alloc_dp_bandwidth(tunnel, &requested_up, &requested_down); if (ret) { if (ret == -ENOBUFS) tb_tunnel_warn(tunnel, "not enough bandwidth available\n"); else tb_tunnel_warn(tunnel, "failed to change bandwidth allocation\n"); } else { tb_tunnel_dbg(tunnel, "bandwidth allocation changed to %d/%d Mb/s\n", requested_up, requested_down); /* Update other clients about the allocation change */ tb_recalc_estimated_bandwidth(tb); } put_sw: tb_switch_put(sw); unlock: mutex_unlock(&tb->lock); pm_runtime_mark_last_busy(&tb->dev); pm_runtime_put_autosuspend(&tb->dev); kfree(ev); } static void tb_queue_dp_bandwidth_request(struct tb *tb, u64 route, u8 port) { struct tb_hotplug_event *ev; ev = kmalloc(sizeof(*ev), GFP_KERNEL); if (!ev) return; ev->tb = tb; ev->route = route; ev->port = port; INIT_WORK(&ev->work, tb_handle_dp_bandwidth_request); queue_work(tb->wq, &ev->work); } static void tb_handle_notification(struct tb *tb, u64 route, const struct cfg_error_pkg *error) { switch (error->error) { case TB_CFG_ERROR_PCIE_WAKE: case TB_CFG_ERROR_DP_CON_CHANGE: case TB_CFG_ERROR_DPTX_DISCOVERY: if (tb_cfg_ack_notification(tb->ctl, route, error)) tb_warn(tb, "could not ack notification on %llx\n", route); break; case TB_CFG_ERROR_DP_BW: if (tb_cfg_ack_notification(tb->ctl, route, error)) tb_warn(tb, "could not ack notification on %llx\n", route); tb_queue_dp_bandwidth_request(tb, route, error->port); break; default: /* Ignore for now */ break; } } /* * tb_schedule_hotplug_handler() - callback function for the control channel * * Delegates to tb_handle_hotplug. */ static void tb_handle_event(struct tb *tb, enum tb_cfg_pkg_type type, const void *buf, size_t size) { const struct cfg_event_pkg *pkg = buf; u64 route = tb_cfg_get_route(&pkg->header); switch (type) { case TB_CFG_PKG_ERROR: tb_handle_notification(tb, route, (const struct cfg_error_pkg *)buf); return; case TB_CFG_PKG_EVENT: break; default: tb_warn(tb, "unexpected event %#x, ignoring\n", type); return; } if (tb_cfg_ack_plug(tb->ctl, route, pkg->port, pkg->unplug)) { tb_warn(tb, "could not ack plug event on %llx:%x\n", route, pkg->port); } tb_queue_hotplug(tb, route, pkg->port, pkg->unplug); } static void tb_stop(struct tb *tb) { struct tb_cm *tcm = tb_priv(tb); struct tb_tunnel *tunnel; struct tb_tunnel *n; cancel_delayed_work(&tcm->remove_work); /* tunnels are only present after everything has been initialized */ list_for_each_entry_safe(tunnel, n, &tcm->tunnel_list, list) { /* * DMA tunnels require the driver to be functional so we * tear them down. Other protocol tunnels can be left * intact. */ if (tb_tunnel_is_dma(tunnel)) tb_tunnel_deactivate(tunnel); tb_tunnel_free(tunnel); } tb_switch_remove(tb->root_switch); tcm->hotplug_active = false; /* signal tb_handle_hotplug to quit */ } static void tb_deinit(struct tb *tb) { struct tb_cm *tcm = tb_priv(tb); int i; /* Cancel all the release bandwidth workers */ for (i = 0; i < ARRAY_SIZE(tcm->groups); i++) cancel_delayed_work_sync(&tcm->groups[i].release_work); } static int tb_scan_finalize_switch(struct device *dev, void *data) { if (tb_is_switch(dev)) { struct tb_switch *sw = tb_to_switch(dev); /* * If we found that the switch was already setup by the * boot firmware, mark it as authorized now before we * send uevent to userspace. */ if (sw->boot) sw->authorized = 1; dev_set_uevent_suppress(dev, false); kobject_uevent(&dev->kobj, KOBJ_ADD); device_for_each_child(dev, NULL, tb_scan_finalize_switch); } return 0; } static int tb_start(struct tb *tb, bool reset) { struct tb_cm *tcm = tb_priv(tb); bool discover = true; int ret; tb->root_switch = tb_switch_alloc(tb, &tb->dev, 0); if (IS_ERR(tb->root_switch)) return PTR_ERR(tb->root_switch); /* * ICM firmware upgrade needs running firmware and in native * mode that is not available so disable firmware upgrade of the * root switch. * * However, USB4 routers support NVM firmware upgrade if they * implement the necessary router operations. */ tb->root_switch->no_nvm_upgrade = !tb_switch_is_usb4(tb->root_switch); /* All USB4 routers support runtime PM */ tb->root_switch->rpm = tb_switch_is_usb4(tb->root_switch); ret = tb_switch_configure(tb->root_switch); if (ret) { tb_switch_put(tb->root_switch); return ret; } /* Announce the switch to the world */ ret = tb_switch_add(tb->root_switch); if (ret) { tb_switch_put(tb->root_switch); return ret; } /* * To support highest CLx state, we set host router's TMU to * Normal mode. */ tb_switch_tmu_configure(tb->root_switch, TB_SWITCH_TMU_MODE_LOWRES); /* Enable TMU if it is off */ tb_switch_tmu_enable(tb->root_switch); /* * Boot firmware might have created tunnels of its own. Since we * cannot be sure they are usable for us, tear them down and * reset the ports to handle it as new hotplug for USB4 v1 * routers (for USB4 v2 and beyond we already do host reset). */ if (reset && tb_switch_is_usb4(tb->root_switch)) { discover = false; if (usb4_switch_version(tb->root_switch) == 1) tb_switch_reset(tb->root_switch); } if (discover) { /* Full scan to discover devices added before the driver was loaded. */ tb_scan_switch(tb->root_switch); /* Find out tunnels created by the boot firmware */ tb_discover_tunnels(tb); /* Add DP resources from the DP tunnels created by the boot firmware */ tb_discover_dp_resources(tb); } /* * If the boot firmware did not create USB 3.x tunnels create them * now for the whole topology. */ tb_create_usb3_tunnels(tb->root_switch); /* Add DP IN resources for the root switch */ tb_add_dp_resources(tb->root_switch); /* Make the discovered switches available to the userspace */ device_for_each_child(&tb->root_switch->dev, NULL, tb_scan_finalize_switch); /* Allow tb_handle_hotplug to progress events */ tcm->hotplug_active = true; return 0; } static int tb_suspend_noirq(struct tb *tb) { struct tb_cm *tcm = tb_priv(tb); tb_dbg(tb, "suspending...\n"); tb_disconnect_and_release_dp(tb); tb_switch_suspend(tb->root_switch, false); tcm->hotplug_active = false; /* signal tb_handle_hotplug to quit */ tb_dbg(tb, "suspend finished\n"); return 0; } static void tb_restore_children(struct tb_switch *sw) { struct tb_port *port; /* No need to restore if the router is already unplugged */ if (sw->is_unplugged) return; if (tb_enable_clx(sw)) tb_sw_warn(sw, "failed to re-enable CL states\n"); if (tb_enable_tmu(sw)) tb_sw_warn(sw, "failed to restore TMU configuration\n"); tb_switch_configuration_valid(sw); tb_switch_for_each_port(sw, port) { if (!tb_port_has_remote(port) && !port->xdomain) continue; if (port->remote) { tb_switch_set_link_width(port->remote->sw, port->remote->sw->link_width); tb_switch_configure_link(port->remote->sw); tb_restore_children(port->remote->sw); } else if (port->xdomain) { tb_port_configure_xdomain(port, port->xdomain); } } } static int tb_resume_noirq(struct tb *tb) { struct tb_cm *tcm = tb_priv(tb); struct tb_tunnel *tunnel, *n; unsigned int usb3_delay = 0; LIST_HEAD(tunnels); tb_dbg(tb, "resuming...\n"); /* * For non-USB4 hosts (Apple systems) remove any PCIe devices * the firmware might have setup. */ if (!tb_switch_is_usb4(tb->root_switch)) tb_switch_reset(tb->root_switch); tb_switch_resume(tb->root_switch, false); tb_free_invalid_tunnels(tb); tb_free_unplugged_children(tb->root_switch); tb_restore_children(tb->root_switch); /* * If we get here from suspend to disk the boot firmware or the * restore kernel might have created tunnels of its own. Since * we cannot be sure they are usable for us we find and tear * them down. */ tb_switch_discover_tunnels(tb->root_switch, &tunnels, false); list_for_each_entry_safe_reverse(tunnel, n, &tunnels, list) { if (tb_tunnel_is_usb3(tunnel)) usb3_delay = 500; tb_tunnel_deactivate(tunnel); tb_tunnel_free(tunnel); } /* Re-create our tunnels now */ list_for_each_entry_safe(tunnel, n, &tcm->tunnel_list, list) { /* USB3 requires delay before it can be re-activated */ if (tb_tunnel_is_usb3(tunnel)) { msleep(usb3_delay); /* Only need to do it once */ usb3_delay = 0; } tb_tunnel_restart(tunnel); } if (!list_empty(&tcm->tunnel_list)) { /* * the pcie links need some time to get going. * 100ms works for me... */ tb_dbg(tb, "tunnels restarted, sleeping for 100ms\n"); msleep(100); } /* Allow tb_handle_hotplug to progress events */ tcm->hotplug_active = true; tb_dbg(tb, "resume finished\n"); return 0; } static int tb_free_unplugged_xdomains(struct tb_switch *sw) { struct tb_port *port; int ret = 0; tb_switch_for_each_port(sw, port) { if (tb_is_upstream_port(port)) continue; if (port->xdomain && port->xdomain->is_unplugged) { tb_retimer_remove_all(port); tb_xdomain_remove(port->xdomain); tb_port_unconfigure_xdomain(port); port->xdomain = NULL; ret++; } else if (port->remote) { ret += tb_free_unplugged_xdomains(port->remote->sw); } } return ret; } static int tb_freeze_noirq(struct tb *tb) { struct tb_cm *tcm = tb_priv(tb); tcm->hotplug_active = false; return 0; } static int tb_thaw_noirq(struct tb *tb) { struct tb_cm *tcm = tb_priv(tb); tcm->hotplug_active = true; return 0; } static void tb_complete(struct tb *tb) { /* * Release any unplugged XDomains and if there is a case where * another domain is swapped in place of unplugged XDomain we * need to run another rescan. */ mutex_lock(&tb->lock); if (tb_free_unplugged_xdomains(tb->root_switch)) tb_scan_switch(tb->root_switch); mutex_unlock(&tb->lock); } static int tb_runtime_suspend(struct tb *tb) { struct tb_cm *tcm = tb_priv(tb); mutex_lock(&tb->lock); tb_switch_suspend(tb->root_switch, true); tcm->hotplug_active = false; mutex_unlock(&tb->lock); return 0; } static void tb_remove_work(struct work_struct *work) { struct tb_cm *tcm = container_of(work, struct tb_cm, remove_work.work); struct tb *tb = tcm_to_tb(tcm); mutex_lock(&tb->lock); if (tb->root_switch) { tb_free_unplugged_children(tb->root_switch); tb_free_unplugged_xdomains(tb->root_switch); } mutex_unlock(&tb->lock); } static int tb_runtime_resume(struct tb *tb) { struct tb_cm *tcm = tb_priv(tb); struct tb_tunnel *tunnel, *n; mutex_lock(&tb->lock); tb_switch_resume(tb->root_switch, true); tb_free_invalid_tunnels(tb); tb_restore_children(tb->root_switch); list_for_each_entry_safe(tunnel, n, &tcm->tunnel_list, list) tb_tunnel_restart(tunnel); tcm->hotplug_active = true; mutex_unlock(&tb->lock); /* * Schedule cleanup of any unplugged devices. Run this in a * separate thread to avoid possible deadlock if the device * removal runtime resumes the unplugged device. */ queue_delayed_work(tb->wq, &tcm->remove_work, msecs_to_jiffies(50)); return 0; } static const struct tb_cm_ops tb_cm_ops = { .start = tb_start, .stop = tb_stop, .deinit = tb_deinit, .suspend_noirq = tb_suspend_noirq, .resume_noirq = tb_resume_noirq, .freeze_noirq = tb_freeze_noirq, .thaw_noirq = tb_thaw_noirq, .complete = tb_complete, .runtime_suspend = tb_runtime_suspend, .runtime_resume = tb_runtime_resume, .handle_event = tb_handle_event, .disapprove_switch = tb_disconnect_pci, .approve_switch = tb_tunnel_pci, .approve_xdomain_paths = tb_approve_xdomain_paths, .disconnect_xdomain_paths = tb_disconnect_xdomain_paths, }; /* * During suspend the Thunderbolt controller is reset and all PCIe * tunnels are lost. The NHI driver will try to reestablish all tunnels * during resume. This adds device links between the tunneled PCIe * downstream ports and the NHI so that the device core will make sure * NHI is resumed first before the rest. */ static bool tb_apple_add_links(struct tb_nhi *nhi) { struct pci_dev *upstream, *pdev; bool ret; if (!x86_apple_machine) return false; switch (nhi->pdev->device) { case PCI_DEVICE_ID_INTEL_LIGHT_RIDGE: case PCI_DEVICE_ID_INTEL_CACTUS_RIDGE_4C: case PCI_DEVICE_ID_INTEL_FALCON_RIDGE_2C_NHI: case PCI_DEVICE_ID_INTEL_FALCON_RIDGE_4C_NHI: break; default: return false; } upstream = pci_upstream_bridge(nhi->pdev); while (upstream) { if (!pci_is_pcie(upstream)) return false; if (pci_pcie_type(upstream) == PCI_EXP_TYPE_UPSTREAM) break; upstream = pci_upstream_bridge(upstream); } if (!upstream) return false; /* * For each hotplug downstream port, create add device link * back to NHI so that PCIe tunnels can be re-established after * sleep. */ ret = false; for_each_pci_bridge(pdev, upstream->subordinate) { const struct device_link *link; if (!pci_is_pcie(pdev)) continue; if (pci_pcie_type(pdev) != PCI_EXP_TYPE_DOWNSTREAM || !pdev->is_hotplug_bridge) continue; link = device_link_add(&pdev->dev, &nhi->pdev->dev, DL_FLAG_AUTOREMOVE_SUPPLIER | DL_FLAG_PM_RUNTIME); if (link) { dev_dbg(&nhi->pdev->dev, "created link from %s\n", dev_name(&pdev->dev)); ret = true; } else { dev_warn(&nhi->pdev->dev, "device link creation from %s failed\n", dev_name(&pdev->dev)); } } return ret; } struct tb *tb_probe(struct tb_nhi *nhi) { struct tb_cm *tcm; struct tb *tb; tb = tb_domain_alloc(nhi, TB_TIMEOUT, sizeof(*tcm)); if (!tb) return NULL; if (tb_acpi_may_tunnel_pcie()) tb->security_level = TB_SECURITY_USER; else tb->security_level = TB_SECURITY_NOPCIE; tb->cm_ops = &tb_cm_ops; tcm = tb_priv(tb); INIT_LIST_HEAD(&tcm->tunnel_list); INIT_LIST_HEAD(&tcm->dp_resources); INIT_DELAYED_WORK(&tcm->remove_work, tb_remove_work); tb_init_bandwidth_groups(tcm); tb_dbg(tb, "using software connection manager\n"); /* * Device links are needed to make sure we establish tunnels * before the PCIe/USB stack is resumed so complain here if we * found them missing. */ if (!tb_apple_add_links(nhi) && !tb_acpi_add_links(nhi)) tb_warn(tb, "device links to tunneled native ports are missing!\n"); return tb; } |