Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 | // SPDX-License-Identifier: GPL-2.0-only /* * This file is part of wl1271 * * Copyright (C) 2008-2010 Nokia Corporation * * Contact: Luciano Coelho <luciano.coelho@nokia.com> */ #include <linux/module.h> #include <linux/platform_device.h> #include <linux/spi/spi.h> #include <linux/interrupt.h> #include "wlcore.h" #include "debug.h" #include "wl12xx_80211.h" #include "io.h" #include "tx.h" bool wl1271_set_block_size(struct wl1271 *wl) { if (wl->if_ops->set_block_size) { wl->if_ops->set_block_size(wl->dev, WL12XX_BUS_BLOCK_SIZE); return true; } return false; } void wlcore_disable_interrupts(struct wl1271 *wl) { disable_irq(wl->irq); } EXPORT_SYMBOL_GPL(wlcore_disable_interrupts); void wlcore_disable_interrupts_nosync(struct wl1271 *wl) { disable_irq_nosync(wl->irq); } EXPORT_SYMBOL_GPL(wlcore_disable_interrupts_nosync); void wlcore_enable_interrupts(struct wl1271 *wl) { enable_irq(wl->irq); } EXPORT_SYMBOL_GPL(wlcore_enable_interrupts); void wlcore_synchronize_interrupts(struct wl1271 *wl) { synchronize_irq(wl->irq); } EXPORT_SYMBOL_GPL(wlcore_synchronize_interrupts); int wlcore_translate_addr(struct wl1271 *wl, int addr) { struct wlcore_partition_set *part = &wl->curr_part; /* * To translate, first check to which window of addresses the * particular address belongs. Then subtract the starting address * of that window from the address. Then, add offset of the * translated region. * * The translated regions occur next to each other in physical device * memory, so just add the sizes of the preceding address regions to * get the offset to the new region. */ if ((addr >= part->mem.start) && (addr < part->mem.start + part->mem.size)) return addr - part->mem.start; else if ((addr >= part->reg.start) && (addr < part->reg.start + part->reg.size)) return addr - part->reg.start + part->mem.size; else if ((addr >= part->mem2.start) && (addr < part->mem2.start + part->mem2.size)) return addr - part->mem2.start + part->mem.size + part->reg.size; else if ((addr >= part->mem3.start) && (addr < part->mem3.start + part->mem3.size)) return addr - part->mem3.start + part->mem.size + part->reg.size + part->mem2.size; WARN(1, "HW address 0x%x out of range", addr); return 0; } EXPORT_SYMBOL_GPL(wlcore_translate_addr); /* Set the partitions to access the chip addresses * * To simplify driver code, a fixed (virtual) memory map is defined for * register and memory addresses. Because in the chipset, in different stages * of operation, those addresses will move around, an address translation * mechanism is required. * * There are four partitions (three memory and one register partition), * which are mapped to two different areas of the hardware memory. * * Virtual address * space * * | | * ...+----+--> mem.start * Physical address ... | | * space ... | | [PART_0] * ... | | * 00000000 <--+----+... ...+----+--> mem.start + mem.size * | | ... | | * |MEM | ... | | * | | ... | | * mem.size <--+----+... | | {unused area) * | | ... | | * |REG | ... | | * mem.size | | ... | | * + <--+----+... ...+----+--> reg.start * reg.size | | ... | | * |MEM2| ... | | [PART_1] * | | ... | | * ...+----+--> reg.start + reg.size * | | * */ int wlcore_set_partition(struct wl1271 *wl, const struct wlcore_partition_set *p) { int ret; /* copy partition info */ memcpy(&wl->curr_part, p, sizeof(*p)); wl1271_debug(DEBUG_IO, "mem_start %08X mem_size %08X", p->mem.start, p->mem.size); wl1271_debug(DEBUG_IO, "reg_start %08X reg_size %08X", p->reg.start, p->reg.size); wl1271_debug(DEBUG_IO, "mem2_start %08X mem2_size %08X", p->mem2.start, p->mem2.size); wl1271_debug(DEBUG_IO, "mem3_start %08X mem3_size %08X", p->mem3.start, p->mem3.size); ret = wlcore_raw_write32(wl, HW_PART0_START_ADDR, p->mem.start); if (ret < 0) goto out; ret = wlcore_raw_write32(wl, HW_PART0_SIZE_ADDR, p->mem.size); if (ret < 0) goto out; ret = wlcore_raw_write32(wl, HW_PART1_START_ADDR, p->reg.start); if (ret < 0) goto out; ret = wlcore_raw_write32(wl, HW_PART1_SIZE_ADDR, p->reg.size); if (ret < 0) goto out; ret = wlcore_raw_write32(wl, HW_PART2_START_ADDR, p->mem2.start); if (ret < 0) goto out; ret = wlcore_raw_write32(wl, HW_PART2_SIZE_ADDR, p->mem2.size); if (ret < 0) goto out; /* wl12xx only: We don't need the size of the last partition, * as it is automatically calculated based on the total memory * size and the sizes of the previous partitions. * * wl18xx re-defines the HW_PART3 addresses for logger over * SDIO support. wl12xx is expecting the write to * HW_PART3_START_ADDR at offset 24. This creates conflict * between the addresses. * In order to fix this the expected value is written to * HW_PART3_SIZE_ADDR instead which is at offset 24 after changes. */ ret = wlcore_raw_write32(wl, HW_PART3_START_ADDR, p->mem3.start); if (ret < 0) goto out; ret = wlcore_raw_write32(wl, HW_PART3_SIZE_ADDR, p->mem3.size); if (ret < 0) goto out; out: return ret; } EXPORT_SYMBOL_GPL(wlcore_set_partition); void wl1271_io_reset(struct wl1271 *wl) { if (wl->if_ops->reset) wl->if_ops->reset(wl->dev); } void wl1271_io_init(struct wl1271 *wl) { if (wl->if_ops->init) wl->if_ops->init(wl->dev); } |