Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 | // SPDX-License-Identifier: GPL-2.0-only /* Copyright (C) 2023 Intel Corporation */ #include "idpf.h" /** * idpf_tx_singleq_csum - Enable tx checksum offloads * @skb: pointer to skb * @off: pointer to struct that holds offload parameters * * Returns 0 or error (negative) if checksum offload cannot be executed, 1 * otherwise. */ static int idpf_tx_singleq_csum(struct sk_buff *skb, struct idpf_tx_offload_params *off) { u32 l4_len, l3_len, l2_len; union { struct iphdr *v4; struct ipv6hdr *v6; unsigned char *hdr; } ip; union { struct tcphdr *tcp; unsigned char *hdr; } l4; u32 offset, cmd = 0; u8 l4_proto = 0; __be16 frag_off; bool is_tso; if (skb->ip_summed != CHECKSUM_PARTIAL) return 0; ip.hdr = skb_network_header(skb); l4.hdr = skb_transport_header(skb); /* compute outer L2 header size */ l2_len = ip.hdr - skb->data; offset = FIELD_PREP(0x3F << IDPF_TX_DESC_LEN_MACLEN_S, l2_len / 2); is_tso = !!(off->tx_flags & IDPF_TX_FLAGS_TSO); if (skb->encapsulation) { u32 tunnel = 0; /* define outer network header type */ if (off->tx_flags & IDPF_TX_FLAGS_IPV4) { /* The stack computes the IP header already, the only * time we need the hardware to recompute it is in the * case of TSO. */ tunnel |= is_tso ? IDPF_TX_CTX_EXT_IP_IPV4 : IDPF_TX_CTX_EXT_IP_IPV4_NO_CSUM; l4_proto = ip.v4->protocol; } else if (off->tx_flags & IDPF_TX_FLAGS_IPV6) { tunnel |= IDPF_TX_CTX_EXT_IP_IPV6; l4_proto = ip.v6->nexthdr; if (ipv6_ext_hdr(l4_proto)) ipv6_skip_exthdr(skb, skb_network_offset(skb) + sizeof(*ip.v6), &l4_proto, &frag_off); } /* define outer transport */ switch (l4_proto) { case IPPROTO_UDP: tunnel |= IDPF_TXD_CTX_UDP_TUNNELING; break; case IPPROTO_GRE: tunnel |= IDPF_TXD_CTX_GRE_TUNNELING; break; case IPPROTO_IPIP: case IPPROTO_IPV6: l4.hdr = skb_inner_network_header(skb); break; default: if (is_tso) return -1; skb_checksum_help(skb); return 0; } off->tx_flags |= IDPF_TX_FLAGS_TUNNEL; /* compute outer L3 header size */ tunnel |= FIELD_PREP(IDPF_TXD_CTX_QW0_TUNN_EXT_IPLEN_M, (l4.hdr - ip.hdr) / 4); /* switch IP header pointer from outer to inner header */ ip.hdr = skb_inner_network_header(skb); /* compute tunnel header size */ tunnel |= FIELD_PREP(IDPF_TXD_CTX_QW0_TUNN_NATLEN_M, (ip.hdr - l4.hdr) / 2); /* indicate if we need to offload outer UDP header */ if (is_tso && !(skb_shinfo(skb)->gso_type & SKB_GSO_PARTIAL) && (skb_shinfo(skb)->gso_type & SKB_GSO_UDP_TUNNEL_CSUM)) tunnel |= IDPF_TXD_CTX_QW0_TUNN_L4T_CS_M; /* record tunnel offload values */ off->cd_tunneling |= tunnel; /* switch L4 header pointer from outer to inner */ l4.hdr = skb_inner_transport_header(skb); l4_proto = 0; /* reset type as we transition from outer to inner headers */ off->tx_flags &= ~(IDPF_TX_FLAGS_IPV4 | IDPF_TX_FLAGS_IPV6); if (ip.v4->version == 4) off->tx_flags |= IDPF_TX_FLAGS_IPV4; if (ip.v6->version == 6) off->tx_flags |= IDPF_TX_FLAGS_IPV6; } /* Enable IP checksum offloads */ if (off->tx_flags & IDPF_TX_FLAGS_IPV4) { l4_proto = ip.v4->protocol; /* See comment above regarding need for HW to recompute IP * header checksum in the case of TSO. */ if (is_tso) cmd |= IDPF_TX_DESC_CMD_IIPT_IPV4_CSUM; else cmd |= IDPF_TX_DESC_CMD_IIPT_IPV4; } else if (off->tx_flags & IDPF_TX_FLAGS_IPV6) { cmd |= IDPF_TX_DESC_CMD_IIPT_IPV6; l4_proto = ip.v6->nexthdr; if (ipv6_ext_hdr(l4_proto)) ipv6_skip_exthdr(skb, skb_network_offset(skb) + sizeof(*ip.v6), &l4_proto, &frag_off); } else { return -1; } /* compute inner L3 header size */ l3_len = l4.hdr - ip.hdr; offset |= (l3_len / 4) << IDPF_TX_DESC_LEN_IPLEN_S; /* Enable L4 checksum offloads */ switch (l4_proto) { case IPPROTO_TCP: /* enable checksum offloads */ cmd |= IDPF_TX_DESC_CMD_L4T_EOFT_TCP; l4_len = l4.tcp->doff; break; case IPPROTO_UDP: /* enable UDP checksum offload */ cmd |= IDPF_TX_DESC_CMD_L4T_EOFT_UDP; l4_len = sizeof(struct udphdr) >> 2; break; case IPPROTO_SCTP: /* enable SCTP checksum offload */ cmd |= IDPF_TX_DESC_CMD_L4T_EOFT_SCTP; l4_len = sizeof(struct sctphdr) >> 2; break; default: if (is_tso) return -1; skb_checksum_help(skb); return 0; } offset |= l4_len << IDPF_TX_DESC_LEN_L4_LEN_S; off->td_cmd |= cmd; off->hdr_offsets |= offset; return 1; } /** * idpf_tx_singleq_map - Build the Tx base descriptor * @tx_q: queue to send buffer on * @first: first buffer info buffer to use * @offloads: pointer to struct that holds offload parameters * * This function loops over the skb data pointed to by *first * and gets a physical address for each memory location and programs * it and the length into the transmit base mode descriptor. */ static void idpf_tx_singleq_map(struct idpf_queue *tx_q, struct idpf_tx_buf *first, struct idpf_tx_offload_params *offloads) { u32 offsets = offloads->hdr_offsets; struct idpf_tx_buf *tx_buf = first; struct idpf_base_tx_desc *tx_desc; struct sk_buff *skb = first->skb; u64 td_cmd = offloads->td_cmd; unsigned int data_len, size; u16 i = tx_q->next_to_use; struct netdev_queue *nq; skb_frag_t *frag; dma_addr_t dma; u64 td_tag = 0; data_len = skb->data_len; size = skb_headlen(skb); tx_desc = IDPF_BASE_TX_DESC(tx_q, i); dma = dma_map_single(tx_q->dev, skb->data, size, DMA_TO_DEVICE); /* write each descriptor with CRC bit */ if (tx_q->vport->crc_enable) td_cmd |= IDPF_TX_DESC_CMD_ICRC; for (frag = &skb_shinfo(skb)->frags[0];; frag++) { unsigned int max_data = IDPF_TX_MAX_DESC_DATA_ALIGNED; if (dma_mapping_error(tx_q->dev, dma)) return idpf_tx_dma_map_error(tx_q, skb, first, i); /* record length, and DMA address */ dma_unmap_len_set(tx_buf, len, size); dma_unmap_addr_set(tx_buf, dma, dma); /* align size to end of page */ max_data += -dma & (IDPF_TX_MAX_READ_REQ_SIZE - 1); tx_desc->buf_addr = cpu_to_le64(dma); /* account for data chunks larger than the hardware * can handle */ while (unlikely(size > IDPF_TX_MAX_DESC_DATA)) { tx_desc->qw1 = idpf_tx_singleq_build_ctob(td_cmd, offsets, max_data, td_tag); tx_desc++; i++; if (i == tx_q->desc_count) { tx_desc = IDPF_BASE_TX_DESC(tx_q, 0); i = 0; } dma += max_data; size -= max_data; max_data = IDPF_TX_MAX_DESC_DATA_ALIGNED; tx_desc->buf_addr = cpu_to_le64(dma); } if (!data_len) break; tx_desc->qw1 = idpf_tx_singleq_build_ctob(td_cmd, offsets, size, td_tag); tx_desc++; i++; if (i == tx_q->desc_count) { tx_desc = IDPF_BASE_TX_DESC(tx_q, 0); i = 0; } size = skb_frag_size(frag); data_len -= size; dma = skb_frag_dma_map(tx_q->dev, frag, 0, size, DMA_TO_DEVICE); tx_buf = &tx_q->tx_buf[i]; } skb_tx_timestamp(first->skb); /* write last descriptor with RS and EOP bits */ td_cmd |= (u64)(IDPF_TX_DESC_CMD_EOP | IDPF_TX_DESC_CMD_RS); tx_desc->qw1 = idpf_tx_singleq_build_ctob(td_cmd, offsets, size, td_tag); IDPF_SINGLEQ_BUMP_RING_IDX(tx_q, i); /* set next_to_watch value indicating a packet is present */ first->next_to_watch = tx_desc; nq = netdev_get_tx_queue(tx_q->vport->netdev, tx_q->idx); netdev_tx_sent_queue(nq, first->bytecount); idpf_tx_buf_hw_update(tx_q, i, netdev_xmit_more()); } /** * idpf_tx_singleq_get_ctx_desc - grab next desc and update buffer ring * @txq: queue to put context descriptor on * * Since the TX buffer rings mimics the descriptor ring, update the tx buffer * ring entry to reflect that this index is a context descriptor */ static struct idpf_base_tx_ctx_desc * idpf_tx_singleq_get_ctx_desc(struct idpf_queue *txq) { struct idpf_base_tx_ctx_desc *ctx_desc; int ntu = txq->next_to_use; memset(&txq->tx_buf[ntu], 0, sizeof(struct idpf_tx_buf)); txq->tx_buf[ntu].ctx_entry = true; ctx_desc = IDPF_BASE_TX_CTX_DESC(txq, ntu); IDPF_SINGLEQ_BUMP_RING_IDX(txq, ntu); txq->next_to_use = ntu; return ctx_desc; } /** * idpf_tx_singleq_build_ctx_desc - populate context descriptor * @txq: queue to send buffer on * @offload: offload parameter structure **/ static void idpf_tx_singleq_build_ctx_desc(struct idpf_queue *txq, struct idpf_tx_offload_params *offload) { struct idpf_base_tx_ctx_desc *desc = idpf_tx_singleq_get_ctx_desc(txq); u64 qw1 = (u64)IDPF_TX_DESC_DTYPE_CTX; if (offload->tso_segs) { qw1 |= IDPF_TX_CTX_DESC_TSO << IDPF_TXD_CTX_QW1_CMD_S; qw1 |= FIELD_PREP(IDPF_TXD_CTX_QW1_TSO_LEN_M, offload->tso_len); qw1 |= FIELD_PREP(IDPF_TXD_CTX_QW1_MSS_M, offload->mss); u64_stats_update_begin(&txq->stats_sync); u64_stats_inc(&txq->q_stats.tx.lso_pkts); u64_stats_update_end(&txq->stats_sync); } desc->qw0.tunneling_params = cpu_to_le32(offload->cd_tunneling); desc->qw0.l2tag2 = 0; desc->qw0.rsvd1 = 0; desc->qw1 = cpu_to_le64(qw1); } /** * idpf_tx_singleq_frame - Sends buffer on Tx ring using base descriptors * @skb: send buffer * @tx_q: queue to send buffer on * * Returns NETDEV_TX_OK if sent, else an error code */ static netdev_tx_t idpf_tx_singleq_frame(struct sk_buff *skb, struct idpf_queue *tx_q) { struct idpf_tx_offload_params offload = { }; struct idpf_tx_buf *first; unsigned int count; __be16 protocol; int csum, tso; count = idpf_tx_desc_count_required(tx_q, skb); if (unlikely(!count)) return idpf_tx_drop_skb(tx_q, skb); if (idpf_tx_maybe_stop_common(tx_q, count + IDPF_TX_DESCS_PER_CACHE_LINE + IDPF_TX_DESCS_FOR_CTX)) { idpf_tx_buf_hw_update(tx_q, tx_q->next_to_use, false); return NETDEV_TX_BUSY; } protocol = vlan_get_protocol(skb); if (protocol == htons(ETH_P_IP)) offload.tx_flags |= IDPF_TX_FLAGS_IPV4; else if (protocol == htons(ETH_P_IPV6)) offload.tx_flags |= IDPF_TX_FLAGS_IPV6; tso = idpf_tso(skb, &offload); if (tso < 0) goto out_drop; csum = idpf_tx_singleq_csum(skb, &offload); if (csum < 0) goto out_drop; if (tso || offload.cd_tunneling) idpf_tx_singleq_build_ctx_desc(tx_q, &offload); /* record the location of the first descriptor for this packet */ first = &tx_q->tx_buf[tx_q->next_to_use]; first->skb = skb; if (tso) { first->gso_segs = offload.tso_segs; first->bytecount = skb->len + ((first->gso_segs - 1) * offload.tso_hdr_len); } else { first->bytecount = max_t(unsigned int, skb->len, ETH_ZLEN); first->gso_segs = 1; } idpf_tx_singleq_map(tx_q, first, &offload); return NETDEV_TX_OK; out_drop: return idpf_tx_drop_skb(tx_q, skb); } /** * idpf_tx_singleq_start - Selects the right Tx queue to send buffer * @skb: send buffer * @netdev: network interface device structure * * Returns NETDEV_TX_OK if sent, else an error code */ netdev_tx_t idpf_tx_singleq_start(struct sk_buff *skb, struct net_device *netdev) { struct idpf_vport *vport = idpf_netdev_to_vport(netdev); struct idpf_queue *tx_q; tx_q = vport->txqs[skb_get_queue_mapping(skb)]; /* hardware can't handle really short frames, hardware padding works * beyond this point */ if (skb_put_padto(skb, IDPF_TX_MIN_PKT_LEN)) { idpf_tx_buf_hw_update(tx_q, tx_q->next_to_use, false); return NETDEV_TX_OK; } return idpf_tx_singleq_frame(skb, tx_q); } /** * idpf_tx_singleq_clean - Reclaim resources from queue * @tx_q: Tx queue to clean * @napi_budget: Used to determine if we are in netpoll * @cleaned: returns number of packets cleaned * */ static bool idpf_tx_singleq_clean(struct idpf_queue *tx_q, int napi_budget, int *cleaned) { unsigned int budget = tx_q->vport->compln_clean_budget; unsigned int total_bytes = 0, total_pkts = 0; struct idpf_base_tx_desc *tx_desc; s16 ntc = tx_q->next_to_clean; struct idpf_netdev_priv *np; struct idpf_tx_buf *tx_buf; struct idpf_vport *vport; struct netdev_queue *nq; bool dont_wake; tx_desc = IDPF_BASE_TX_DESC(tx_q, ntc); tx_buf = &tx_q->tx_buf[ntc]; ntc -= tx_q->desc_count; do { struct idpf_base_tx_desc *eop_desc; /* If this entry in the ring was used as a context descriptor, * it's corresponding entry in the buffer ring will indicate as * such. We can skip this descriptor since there is no buffer * to clean. */ if (tx_buf->ctx_entry) { /* Clear this flag here to avoid stale flag values when * this buffer is used for actual data in the future. * There are cases where the tx_buf struct / the flags * field will not be cleared before being reused. */ tx_buf->ctx_entry = false; goto fetch_next_txq_desc; } /* if next_to_watch is not set then no work pending */ eop_desc = (struct idpf_base_tx_desc *)tx_buf->next_to_watch; if (!eop_desc) break; /* prevent any other reads prior to eop_desc */ smp_rmb(); /* if the descriptor isn't done, no work yet to do */ if (!(eop_desc->qw1 & cpu_to_le64(IDPF_TX_DESC_DTYPE_DESC_DONE))) break; /* clear next_to_watch to prevent false hangs */ tx_buf->next_to_watch = NULL; /* update the statistics for this packet */ total_bytes += tx_buf->bytecount; total_pkts += tx_buf->gso_segs; napi_consume_skb(tx_buf->skb, napi_budget); /* unmap skb header data */ dma_unmap_single(tx_q->dev, dma_unmap_addr(tx_buf, dma), dma_unmap_len(tx_buf, len), DMA_TO_DEVICE); /* clear tx_buf data */ tx_buf->skb = NULL; dma_unmap_len_set(tx_buf, len, 0); /* unmap remaining buffers */ while (tx_desc != eop_desc) { tx_buf++; tx_desc++; ntc++; if (unlikely(!ntc)) { ntc -= tx_q->desc_count; tx_buf = tx_q->tx_buf; tx_desc = IDPF_BASE_TX_DESC(tx_q, 0); } /* unmap any remaining paged data */ if (dma_unmap_len(tx_buf, len)) { dma_unmap_page(tx_q->dev, dma_unmap_addr(tx_buf, dma), dma_unmap_len(tx_buf, len), DMA_TO_DEVICE); dma_unmap_len_set(tx_buf, len, 0); } } /* update budget only if we did something */ budget--; fetch_next_txq_desc: tx_buf++; tx_desc++; ntc++; if (unlikely(!ntc)) { ntc -= tx_q->desc_count; tx_buf = tx_q->tx_buf; tx_desc = IDPF_BASE_TX_DESC(tx_q, 0); } } while (likely(budget)); ntc += tx_q->desc_count; tx_q->next_to_clean = ntc; *cleaned += total_pkts; u64_stats_update_begin(&tx_q->stats_sync); u64_stats_add(&tx_q->q_stats.tx.packets, total_pkts); u64_stats_add(&tx_q->q_stats.tx.bytes, total_bytes); u64_stats_update_end(&tx_q->stats_sync); vport = tx_q->vport; np = netdev_priv(vport->netdev); nq = netdev_get_tx_queue(vport->netdev, tx_q->idx); dont_wake = np->state != __IDPF_VPORT_UP || !netif_carrier_ok(vport->netdev); __netif_txq_completed_wake(nq, total_pkts, total_bytes, IDPF_DESC_UNUSED(tx_q), IDPF_TX_WAKE_THRESH, dont_wake); return !!budget; } /** * idpf_tx_singleq_clean_all - Clean all Tx queues * @q_vec: queue vector * @budget: Used to determine if we are in netpoll * @cleaned: returns number of packets cleaned * * Returns false if clean is not complete else returns true */ static bool idpf_tx_singleq_clean_all(struct idpf_q_vector *q_vec, int budget, int *cleaned) { u16 num_txq = q_vec->num_txq; bool clean_complete = true; int i, budget_per_q; budget_per_q = num_txq ? max(budget / num_txq, 1) : 0; for (i = 0; i < num_txq; i++) { struct idpf_queue *q; q = q_vec->tx[i]; clean_complete &= idpf_tx_singleq_clean(q, budget_per_q, cleaned); } return clean_complete; } /** * idpf_rx_singleq_test_staterr - tests bits in Rx descriptor * status and error fields * @rx_desc: pointer to receive descriptor (in le64 format) * @stat_err_bits: value to mask * * This function does some fast chicanery in order to return the * value of the mask which is really only used for boolean tests. * The status_error_ptype_len doesn't need to be shifted because it begins * at offset zero. */ static bool idpf_rx_singleq_test_staterr(const union virtchnl2_rx_desc *rx_desc, const u64 stat_err_bits) { return !!(rx_desc->base_wb.qword1.status_error_ptype_len & cpu_to_le64(stat_err_bits)); } /** * idpf_rx_singleq_is_non_eop - process handling of non-EOP buffers * @rxq: Rx ring being processed * @rx_desc: Rx descriptor for current buffer * @skb: Current socket buffer containing buffer in progress * @ntc: next to clean */ static bool idpf_rx_singleq_is_non_eop(struct idpf_queue *rxq, union virtchnl2_rx_desc *rx_desc, struct sk_buff *skb, u16 ntc) { /* if we are the last buffer then there is nothing else to do */ if (likely(idpf_rx_singleq_test_staterr(rx_desc, IDPF_RXD_EOF_SINGLEQ))) return false; return true; } /** * idpf_rx_singleq_csum - Indicate in skb if checksum is good * @rxq: Rx ring being processed * @skb: skb currently being received and modified * @csum_bits: checksum bits from descriptor * @ptype: the packet type decoded by hardware * * skb->protocol must be set before this function is called */ static void idpf_rx_singleq_csum(struct idpf_queue *rxq, struct sk_buff *skb, struct idpf_rx_csum_decoded *csum_bits, u16 ptype) { struct idpf_rx_ptype_decoded decoded; bool ipv4, ipv6; /* check if Rx checksum is enabled */ if (unlikely(!(rxq->vport->netdev->features & NETIF_F_RXCSUM))) return; /* check if HW has decoded the packet and checksum */ if (unlikely(!(csum_bits->l3l4p))) return; decoded = rxq->vport->rx_ptype_lkup[ptype]; if (unlikely(!(decoded.known && decoded.outer_ip))) return; ipv4 = IDPF_RX_PTYPE_TO_IPV(&decoded, IDPF_RX_PTYPE_OUTER_IPV4); ipv6 = IDPF_RX_PTYPE_TO_IPV(&decoded, IDPF_RX_PTYPE_OUTER_IPV6); /* Check if there were any checksum errors */ if (unlikely(ipv4 && (csum_bits->ipe || csum_bits->eipe))) goto checksum_fail; /* Device could not do any checksum offload for certain extension * headers as indicated by setting IPV6EXADD bit */ if (unlikely(ipv6 && csum_bits->ipv6exadd)) return; /* check for L4 errors and handle packets that were not able to be * checksummed due to arrival speed */ if (unlikely(csum_bits->l4e)) goto checksum_fail; if (unlikely(csum_bits->nat && csum_bits->eudpe)) goto checksum_fail; /* Handle packets that were not able to be checksummed due to arrival * speed, in this case the stack can compute the csum. */ if (unlikely(csum_bits->pprs)) return; /* If there is an outer header present that might contain a checksum * we need to bump the checksum level by 1 to reflect the fact that * we are indicating we validated the inner checksum. */ if (decoded.tunnel_type >= IDPF_RX_PTYPE_TUNNEL_IP_GRENAT) skb->csum_level = 1; /* Only report checksum unnecessary for ICMP, TCP, UDP, or SCTP */ switch (decoded.inner_prot) { case IDPF_RX_PTYPE_INNER_PROT_ICMP: case IDPF_RX_PTYPE_INNER_PROT_TCP: case IDPF_RX_PTYPE_INNER_PROT_UDP: case IDPF_RX_PTYPE_INNER_PROT_SCTP: skb->ip_summed = CHECKSUM_UNNECESSARY; return; default: return; } checksum_fail: u64_stats_update_begin(&rxq->stats_sync); u64_stats_inc(&rxq->q_stats.rx.hw_csum_err); u64_stats_update_end(&rxq->stats_sync); } /** * idpf_rx_singleq_base_csum - Indicate in skb if hw indicated a good cksum * @rx_q: Rx completion queue * @skb: skb currently being received and modified * @rx_desc: the receive descriptor * @ptype: Rx packet type * * This function only operates on the VIRTCHNL2_RXDID_1_32B_BASE_M base 32byte * descriptor writeback format. **/ static void idpf_rx_singleq_base_csum(struct idpf_queue *rx_q, struct sk_buff *skb, union virtchnl2_rx_desc *rx_desc, u16 ptype) { struct idpf_rx_csum_decoded csum_bits; u32 rx_error, rx_status; u64 qword; qword = le64_to_cpu(rx_desc->base_wb.qword1.status_error_ptype_len); rx_status = FIELD_GET(VIRTCHNL2_RX_BASE_DESC_QW1_STATUS_M, qword); rx_error = FIELD_GET(VIRTCHNL2_RX_BASE_DESC_QW1_ERROR_M, qword); csum_bits.ipe = FIELD_GET(VIRTCHNL2_RX_BASE_DESC_ERROR_IPE_M, rx_error); csum_bits.eipe = FIELD_GET(VIRTCHNL2_RX_BASE_DESC_ERROR_EIPE_M, rx_error); csum_bits.l4e = FIELD_GET(VIRTCHNL2_RX_BASE_DESC_ERROR_L4E_M, rx_error); csum_bits.pprs = FIELD_GET(VIRTCHNL2_RX_BASE_DESC_ERROR_PPRS_M, rx_error); csum_bits.l3l4p = FIELD_GET(VIRTCHNL2_RX_BASE_DESC_STATUS_L3L4P_M, rx_status); csum_bits.ipv6exadd = FIELD_GET(VIRTCHNL2_RX_BASE_DESC_STATUS_IPV6EXADD_M, rx_status); csum_bits.nat = 0; csum_bits.eudpe = 0; idpf_rx_singleq_csum(rx_q, skb, &csum_bits, ptype); } /** * idpf_rx_singleq_flex_csum - Indicate in skb if hw indicated a good cksum * @rx_q: Rx completion queue * @skb: skb currently being received and modified * @rx_desc: the receive descriptor * @ptype: Rx packet type * * This function only operates on the VIRTCHNL2_RXDID_2_FLEX_SQ_NIC flexible * descriptor writeback format. **/ static void idpf_rx_singleq_flex_csum(struct idpf_queue *rx_q, struct sk_buff *skb, union virtchnl2_rx_desc *rx_desc, u16 ptype) { struct idpf_rx_csum_decoded csum_bits; u16 rx_status0, rx_status1; rx_status0 = le16_to_cpu(rx_desc->flex_nic_wb.status_error0); rx_status1 = le16_to_cpu(rx_desc->flex_nic_wb.status_error1); csum_bits.ipe = FIELD_GET(VIRTCHNL2_RX_FLEX_DESC_STATUS0_XSUM_IPE_M, rx_status0); csum_bits.eipe = FIELD_GET(VIRTCHNL2_RX_FLEX_DESC_STATUS0_XSUM_EIPE_M, rx_status0); csum_bits.l4e = FIELD_GET(VIRTCHNL2_RX_FLEX_DESC_STATUS0_XSUM_L4E_M, rx_status0); csum_bits.eudpe = FIELD_GET(VIRTCHNL2_RX_FLEX_DESC_STATUS0_XSUM_EUDPE_M, rx_status0); csum_bits.l3l4p = FIELD_GET(VIRTCHNL2_RX_FLEX_DESC_STATUS0_L3L4P_M, rx_status0); csum_bits.ipv6exadd = FIELD_GET(VIRTCHNL2_RX_FLEX_DESC_STATUS0_IPV6EXADD_M, rx_status0); csum_bits.nat = FIELD_GET(VIRTCHNL2_RX_FLEX_DESC_STATUS1_NAT_M, rx_status1); csum_bits.pprs = 0; idpf_rx_singleq_csum(rx_q, skb, &csum_bits, ptype); } /** * idpf_rx_singleq_base_hash - set the hash value in the skb * @rx_q: Rx completion queue * @skb: skb currently being received and modified * @rx_desc: specific descriptor * @decoded: Decoded Rx packet type related fields * * This function only operates on the VIRTCHNL2_RXDID_1_32B_BASE_M base 32byte * descriptor writeback format. **/ static void idpf_rx_singleq_base_hash(struct idpf_queue *rx_q, struct sk_buff *skb, union virtchnl2_rx_desc *rx_desc, struct idpf_rx_ptype_decoded *decoded) { u64 mask, qw1; if (unlikely(!(rx_q->vport->netdev->features & NETIF_F_RXHASH))) return; mask = VIRTCHNL2_RX_BASE_DESC_FLTSTAT_RSS_HASH_M; qw1 = le64_to_cpu(rx_desc->base_wb.qword1.status_error_ptype_len); if (FIELD_GET(mask, qw1) == mask) { u32 hash = le32_to_cpu(rx_desc->base_wb.qword0.hi_dword.rss); skb_set_hash(skb, hash, idpf_ptype_to_htype(decoded)); } } /** * idpf_rx_singleq_flex_hash - set the hash value in the skb * @rx_q: Rx completion queue * @skb: skb currently being received and modified * @rx_desc: specific descriptor * @decoded: Decoded Rx packet type related fields * * This function only operates on the VIRTCHNL2_RXDID_2_FLEX_SQ_NIC flexible * descriptor writeback format. **/ static void idpf_rx_singleq_flex_hash(struct idpf_queue *rx_q, struct sk_buff *skb, union virtchnl2_rx_desc *rx_desc, struct idpf_rx_ptype_decoded *decoded) { if (unlikely(!(rx_q->vport->netdev->features & NETIF_F_RXHASH))) return; if (FIELD_GET(VIRTCHNL2_RX_FLEX_DESC_STATUS0_RSS_VALID_M, le16_to_cpu(rx_desc->flex_nic_wb.status_error0))) skb_set_hash(skb, le32_to_cpu(rx_desc->flex_nic_wb.rss_hash), idpf_ptype_to_htype(decoded)); } /** * idpf_rx_singleq_process_skb_fields - Populate skb header fields from Rx * descriptor * @rx_q: Rx ring being processed * @skb: pointer to current skb being populated * @rx_desc: descriptor for skb * @ptype: packet type * * This function checks the ring, descriptor, and packet information in * order to populate the hash, checksum, VLAN, protocol, and * other fields within the skb. */ static void idpf_rx_singleq_process_skb_fields(struct idpf_queue *rx_q, struct sk_buff *skb, union virtchnl2_rx_desc *rx_desc, u16 ptype) { struct idpf_rx_ptype_decoded decoded = rx_q->vport->rx_ptype_lkup[ptype]; /* modifies the skb - consumes the enet header */ skb->protocol = eth_type_trans(skb, rx_q->vport->netdev); /* Check if we're using base mode descriptor IDs */ if (rx_q->rxdids == VIRTCHNL2_RXDID_1_32B_BASE_M) { idpf_rx_singleq_base_hash(rx_q, skb, rx_desc, &decoded); idpf_rx_singleq_base_csum(rx_q, skb, rx_desc, ptype); } else { idpf_rx_singleq_flex_hash(rx_q, skb, rx_desc, &decoded); idpf_rx_singleq_flex_csum(rx_q, skb, rx_desc, ptype); } } /** * idpf_rx_singleq_buf_hw_alloc_all - Replace used receive buffers * @rx_q: queue for which the hw buffers are allocated * @cleaned_count: number of buffers to replace * * Returns false if all allocations were successful, true if any fail */ bool idpf_rx_singleq_buf_hw_alloc_all(struct idpf_queue *rx_q, u16 cleaned_count) { struct virtchnl2_singleq_rx_buf_desc *desc; u16 nta = rx_q->next_to_alloc; struct idpf_rx_buf *buf; if (!cleaned_count) return false; desc = IDPF_SINGLEQ_RX_BUF_DESC(rx_q, nta); buf = &rx_q->rx_buf.buf[nta]; do { dma_addr_t addr; addr = idpf_alloc_page(rx_q->pp, buf, rx_q->rx_buf_size); if (unlikely(addr == DMA_MAPPING_ERROR)) break; /* Refresh the desc even if buffer_addrs didn't change * because each write-back erases this info. */ desc->pkt_addr = cpu_to_le64(addr); desc->hdr_addr = 0; desc++; buf++; nta++; if (unlikely(nta == rx_q->desc_count)) { desc = IDPF_SINGLEQ_RX_BUF_DESC(rx_q, 0); buf = rx_q->rx_buf.buf; nta = 0; } cleaned_count--; } while (cleaned_count); if (rx_q->next_to_alloc != nta) { idpf_rx_buf_hw_update(rx_q, nta); rx_q->next_to_alloc = nta; } return !!cleaned_count; } /** * idpf_rx_singleq_extract_base_fields - Extract fields from the Rx descriptor * @rx_q: Rx descriptor queue * @rx_desc: the descriptor to process * @fields: storage for extracted values * * Decode the Rx descriptor and extract relevant information including the * size and Rx packet type. * * This function only operates on the VIRTCHNL2_RXDID_1_32B_BASE_M base 32byte * descriptor writeback format. */ static void idpf_rx_singleq_extract_base_fields(struct idpf_queue *rx_q, union virtchnl2_rx_desc *rx_desc, struct idpf_rx_extracted *fields) { u64 qword; qword = le64_to_cpu(rx_desc->base_wb.qword1.status_error_ptype_len); fields->size = FIELD_GET(VIRTCHNL2_RX_BASE_DESC_QW1_LEN_PBUF_M, qword); fields->rx_ptype = FIELD_GET(VIRTCHNL2_RX_BASE_DESC_QW1_PTYPE_M, qword); } /** * idpf_rx_singleq_extract_flex_fields - Extract fields from the Rx descriptor * @rx_q: Rx descriptor queue * @rx_desc: the descriptor to process * @fields: storage for extracted values * * Decode the Rx descriptor and extract relevant information including the * size and Rx packet type. * * This function only operates on the VIRTCHNL2_RXDID_2_FLEX_SQ_NIC flexible * descriptor writeback format. */ static void idpf_rx_singleq_extract_flex_fields(struct idpf_queue *rx_q, union virtchnl2_rx_desc *rx_desc, struct idpf_rx_extracted *fields) { fields->size = FIELD_GET(VIRTCHNL2_RX_FLEX_DESC_PKT_LEN_M, le16_to_cpu(rx_desc->flex_nic_wb.pkt_len)); fields->rx_ptype = FIELD_GET(VIRTCHNL2_RX_FLEX_DESC_PTYPE_M, le16_to_cpu(rx_desc->flex_nic_wb.ptype_flex_flags0)); } /** * idpf_rx_singleq_extract_fields - Extract fields from the Rx descriptor * @rx_q: Rx descriptor queue * @rx_desc: the descriptor to process * @fields: storage for extracted values * */ static void idpf_rx_singleq_extract_fields(struct idpf_queue *rx_q, union virtchnl2_rx_desc *rx_desc, struct idpf_rx_extracted *fields) { if (rx_q->rxdids == VIRTCHNL2_RXDID_1_32B_BASE_M) idpf_rx_singleq_extract_base_fields(rx_q, rx_desc, fields); else idpf_rx_singleq_extract_flex_fields(rx_q, rx_desc, fields); } /** * idpf_rx_singleq_clean - Reclaim resources after receive completes * @rx_q: rx queue to clean * @budget: Total limit on number of packets to process * * Returns true if there's any budget left (e.g. the clean is finished) */ static int idpf_rx_singleq_clean(struct idpf_queue *rx_q, int budget) { unsigned int total_rx_bytes = 0, total_rx_pkts = 0; struct sk_buff *skb = rx_q->skb; u16 ntc = rx_q->next_to_clean; u16 cleaned_count = 0; bool failure = false; /* Process Rx packets bounded by budget */ while (likely(total_rx_pkts < (unsigned int)budget)) { struct idpf_rx_extracted fields = { }; union virtchnl2_rx_desc *rx_desc; struct idpf_rx_buf *rx_buf; /* get the Rx desc from Rx queue based on 'next_to_clean' */ rx_desc = IDPF_RX_DESC(rx_q, ntc); /* status_error_ptype_len will always be zero for unused * descriptors because it's cleared in cleanup, and overlaps * with hdr_addr which is always zero because packet split * isn't used, if the hardware wrote DD then the length will be * non-zero */ #define IDPF_RXD_DD VIRTCHNL2_RX_BASE_DESC_STATUS_DD_M if (!idpf_rx_singleq_test_staterr(rx_desc, IDPF_RXD_DD)) break; /* This memory barrier is needed to keep us from reading * any other fields out of the rx_desc */ dma_rmb(); idpf_rx_singleq_extract_fields(rx_q, rx_desc, &fields); rx_buf = &rx_q->rx_buf.buf[ntc]; if (!fields.size) { idpf_rx_put_page(rx_buf); goto skip_data; } idpf_rx_sync_for_cpu(rx_buf, fields.size); if (skb) idpf_rx_add_frag(rx_buf, skb, fields.size); else skb = idpf_rx_construct_skb(rx_q, rx_buf, fields.size); /* exit if we failed to retrieve a buffer */ if (!skb) break; skip_data: IDPF_SINGLEQ_BUMP_RING_IDX(rx_q, ntc); cleaned_count++; /* skip if it is non EOP desc */ if (idpf_rx_singleq_is_non_eop(rx_q, rx_desc, skb, ntc)) continue; #define IDPF_RXD_ERR_S FIELD_PREP(VIRTCHNL2_RX_BASE_DESC_QW1_ERROR_M, \ VIRTCHNL2_RX_BASE_DESC_ERROR_RXE_M) if (unlikely(idpf_rx_singleq_test_staterr(rx_desc, IDPF_RXD_ERR_S))) { dev_kfree_skb_any(skb); skb = NULL; continue; } /* pad skb if needed (to make valid ethernet frame) */ if (eth_skb_pad(skb)) { skb = NULL; continue; } /* probably a little skewed due to removing CRC */ total_rx_bytes += skb->len; /* protocol */ idpf_rx_singleq_process_skb_fields(rx_q, skb, rx_desc, fields.rx_ptype); /* send completed skb up the stack */ napi_gro_receive(&rx_q->q_vector->napi, skb); skb = NULL; /* update budget accounting */ total_rx_pkts++; } rx_q->skb = skb; rx_q->next_to_clean = ntc; if (cleaned_count) failure = idpf_rx_singleq_buf_hw_alloc_all(rx_q, cleaned_count); u64_stats_update_begin(&rx_q->stats_sync); u64_stats_add(&rx_q->q_stats.rx.packets, total_rx_pkts); u64_stats_add(&rx_q->q_stats.rx.bytes, total_rx_bytes); u64_stats_update_end(&rx_q->stats_sync); /* guarantee a trip back through this routine if there was a failure */ return failure ? budget : (int)total_rx_pkts; } /** * idpf_rx_singleq_clean_all - Clean all Rx queues * @q_vec: queue vector * @budget: Used to determine if we are in netpoll * @cleaned: returns number of packets cleaned * * Returns false if clean is not complete else returns true */ static bool idpf_rx_singleq_clean_all(struct idpf_q_vector *q_vec, int budget, int *cleaned) { u16 num_rxq = q_vec->num_rxq; bool clean_complete = true; int budget_per_q, i; /* We attempt to distribute budget to each Rx queue fairly, but don't * allow the budget to go below 1 because that would exit polling early. */ budget_per_q = num_rxq ? max(budget / num_rxq, 1) : 0; for (i = 0; i < num_rxq; i++) { struct idpf_queue *rxq = q_vec->rx[i]; int pkts_cleaned_per_q; pkts_cleaned_per_q = idpf_rx_singleq_clean(rxq, budget_per_q); /* if we clean as many as budgeted, we must not be done */ if (pkts_cleaned_per_q >= budget_per_q) clean_complete = false; *cleaned += pkts_cleaned_per_q; } return clean_complete; } /** * idpf_vport_singleq_napi_poll - NAPI handler * @napi: struct from which you get q_vector * @budget: budget provided by stack */ int idpf_vport_singleq_napi_poll(struct napi_struct *napi, int budget) { struct idpf_q_vector *q_vector = container_of(napi, struct idpf_q_vector, napi); bool clean_complete; int work_done = 0; /* Handle case where we are called by netpoll with a budget of 0 */ if (budget <= 0) { idpf_tx_singleq_clean_all(q_vector, budget, &work_done); return budget; } clean_complete = idpf_rx_singleq_clean_all(q_vector, budget, &work_done); clean_complete &= idpf_tx_singleq_clean_all(q_vector, budget, &work_done); /* If work not completed, return budget and polling will return */ if (!clean_complete) return budget; work_done = min_t(int, work_done, budget - 1); /* Exit the polling mode, but don't re-enable interrupts if stack might * poll us due to busy-polling */ if (likely(napi_complete_done(napi, work_done))) idpf_vport_intr_update_itr_ena_irq(q_vector); return work_done; } |