Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 | // SPDX-License-Identifier: GPL-2.0 /* * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved. */ #include <linux/amba/bus.h> #include <linux/bitfield.h> #include <linux/coresight.h> #include <linux/device.h> #include <linux/err.h> #include <linux/fs.h> #include <linux/io.h> #include <linux/kernel.h> #include <linux/module.h> #include <linux/of.h> #include <linux/platform_device.h> #include "coresight-priv.h" #include "coresight-tpda.h" #include "coresight-trace-id.h" #include "coresight-tpdm.h" DEFINE_CORESIGHT_DEVLIST(tpda_devs, "tpda"); static bool coresight_device_is_tpdm(struct coresight_device *csdev) { return (csdev->type == CORESIGHT_DEV_TYPE_SOURCE) && (csdev->subtype.source_subtype == CORESIGHT_DEV_SUBTYPE_SOURCE_TPDM); } static void tpda_clear_element_size(struct coresight_device *csdev) { struct tpda_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent); drvdata->dsb_esize = 0; drvdata->cmb_esize = 0; } static void tpda_set_element_size(struct tpda_drvdata *drvdata, u32 *val) { /* Clear all relevant fields */ *val &= ~(TPDA_Pn_CR_DSBSIZE | TPDA_Pn_CR_CMBSIZE); if (drvdata->dsb_esize == 64) *val |= TPDA_Pn_CR_DSBSIZE; else if (drvdata->dsb_esize == 32) *val &= ~TPDA_Pn_CR_DSBSIZE; if (drvdata->cmb_esize == 64) *val |= FIELD_PREP(TPDA_Pn_CR_CMBSIZE, 0x2); else if (drvdata->cmb_esize == 32) *val |= FIELD_PREP(TPDA_Pn_CR_CMBSIZE, 0x1); else if (drvdata->cmb_esize == 8) *val &= ~TPDA_Pn_CR_CMBSIZE; } /* * Read the element size from the TPDM device. One TPDM must have at least one of the * element size property. * Returns * 0 - The element size property is read * Others - Cannot read the property of the element size */ static int tpdm_read_element_size(struct tpda_drvdata *drvdata, struct coresight_device *csdev) { int rc = -EINVAL; struct tpdm_drvdata *tpdm_data = dev_get_drvdata(csdev->dev.parent); if (tpdm_has_dsb_dataset(tpdm_data)) { rc = fwnode_property_read_u32(dev_fwnode(csdev->dev.parent), "qcom,dsb-element-bits", &drvdata->dsb_esize); } if (tpdm_has_cmb_dataset(tpdm_data)) { rc = fwnode_property_read_u32(dev_fwnode(csdev->dev.parent), "qcom,cmb-element-bits", &drvdata->cmb_esize); } if (rc) dev_warn_once(&csdev->dev, "Failed to read TPDM Element size: %d\n", rc); return rc; } /* * Search and read element data size from the TPDM node in * the devicetree. Each input port of TPDA is connected to * a TPDM. Different TPDM supports different types of dataset, * and some may support more than one type of dataset. * Parameter "inport" is used to pass in the input port number * of TPDA, and it is set to -1 in the recursize call. */ static int tpda_get_element_size(struct tpda_drvdata *drvdata, struct coresight_device *csdev, int inport) { int rc = 0; int i; struct coresight_device *in; for (i = 0; i < csdev->pdata->nr_inconns; i++) { in = csdev->pdata->in_conns[i]->src_dev; if (!in) continue; /* Ignore the paths that do not match port */ if (inport >= 0 && csdev->pdata->in_conns[i]->dest_port != inport) continue; if (coresight_device_is_tpdm(in)) { if (drvdata->dsb_esize || drvdata->cmb_esize) return -EEXIST; rc = tpdm_read_element_size(drvdata, in); if (rc) return rc; } else { /* Recurse down the path */ rc = tpda_get_element_size(drvdata, in, -1); if (rc) return rc; } } return rc; } /* Settings pre enabling port control register */ static void tpda_enable_pre_port(struct tpda_drvdata *drvdata) { u32 val; val = readl_relaxed(drvdata->base + TPDA_CR); val &= ~TPDA_CR_ATID; val |= FIELD_PREP(TPDA_CR_ATID, drvdata->atid); writel_relaxed(val, drvdata->base + TPDA_CR); } static int tpda_enable_port(struct tpda_drvdata *drvdata, int port) { u32 val; int rc; val = readl_relaxed(drvdata->base + TPDA_Pn_CR(port)); tpda_clear_element_size(drvdata->csdev); rc = tpda_get_element_size(drvdata, drvdata->csdev, port); if (!rc && (drvdata->dsb_esize || drvdata->cmb_esize)) { tpda_set_element_size(drvdata, &val); /* Enable the port */ val |= TPDA_Pn_CR_ENA; writel_relaxed(val, drvdata->base + TPDA_Pn_CR(port)); } else if (rc == -EEXIST) dev_warn_once(&drvdata->csdev->dev, "Detected multiple TPDMs on port %d", port); else dev_warn_once(&drvdata->csdev->dev, "Didn't find TPDM element size"); return rc; } static int __tpda_enable(struct tpda_drvdata *drvdata, int port) { int ret; CS_UNLOCK(drvdata->base); /* * Only do pre-port enable for first port that calls enable when the * device's main refcount is still 0 */ lockdep_assert_held(&drvdata->spinlock); if (!drvdata->csdev->refcnt) tpda_enable_pre_port(drvdata); ret = tpda_enable_port(drvdata, port); CS_LOCK(drvdata->base); return ret; } static int tpda_enable(struct coresight_device *csdev, struct coresight_connection *in, struct coresight_connection *out) { struct tpda_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent); int ret = 0; spin_lock(&drvdata->spinlock); if (atomic_read(&in->dest_refcnt) == 0) { ret = __tpda_enable(drvdata, in->dest_port); if (!ret) { atomic_inc(&in->dest_refcnt); csdev->refcnt++; dev_dbg(drvdata->dev, "TPDA inport %d enabled.\n", in->dest_port); } } spin_unlock(&drvdata->spinlock); return ret; } static void __tpda_disable(struct tpda_drvdata *drvdata, int port) { u32 val; CS_UNLOCK(drvdata->base); val = readl_relaxed(drvdata->base + TPDA_Pn_CR(port)); val &= ~TPDA_Pn_CR_ENA; writel_relaxed(val, drvdata->base + TPDA_Pn_CR(port)); CS_LOCK(drvdata->base); } static void tpda_disable(struct coresight_device *csdev, struct coresight_connection *in, struct coresight_connection *out) { struct tpda_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent); spin_lock(&drvdata->spinlock); if (atomic_dec_return(&in->dest_refcnt) == 0) { __tpda_disable(drvdata, in->dest_port); csdev->refcnt--; } spin_unlock(&drvdata->spinlock); dev_dbg(drvdata->dev, "TPDA inport %d disabled\n", in->dest_port); } static const struct coresight_ops_link tpda_link_ops = { .enable = tpda_enable, .disable = tpda_disable, }; static const struct coresight_ops tpda_cs_ops = { .link_ops = &tpda_link_ops, }; static int tpda_init_default_data(struct tpda_drvdata *drvdata) { int atid; /* * TPDA must has a unique atid. This atid can uniquely * identify the TPDM trace source connected to the TPDA. * The TPDMs which are connected to same TPDA share the * same trace-id. When TPDA does packetization, different * port will have unique channel number for decoding. */ atid = coresight_trace_id_get_system_id(); if (atid < 0) return atid; drvdata->atid = atid; return 0; } static int tpda_probe(struct amba_device *adev, const struct amba_id *id) { int ret; struct device *dev = &adev->dev; struct coresight_platform_data *pdata; struct tpda_drvdata *drvdata; struct coresight_desc desc = { 0 }; void __iomem *base; pdata = coresight_get_platform_data(dev); if (IS_ERR(pdata)) return PTR_ERR(pdata); adev->dev.platform_data = pdata; drvdata = devm_kzalloc(dev, sizeof(*drvdata), GFP_KERNEL); if (!drvdata) return -ENOMEM; drvdata->dev = &adev->dev; dev_set_drvdata(dev, drvdata); base = devm_ioremap_resource(dev, &adev->res); if (IS_ERR(base)) return PTR_ERR(base); drvdata->base = base; spin_lock_init(&drvdata->spinlock); ret = tpda_init_default_data(drvdata); if (ret) return ret; desc.name = coresight_alloc_device_name(&tpda_devs, dev); if (!desc.name) return -ENOMEM; desc.type = CORESIGHT_DEV_TYPE_LINK; desc.subtype.link_subtype = CORESIGHT_DEV_SUBTYPE_LINK_MERG; desc.ops = &tpda_cs_ops; desc.pdata = adev->dev.platform_data; desc.dev = &adev->dev; desc.access = CSDEV_ACCESS_IOMEM(base); drvdata->csdev = coresight_register(&desc); if (IS_ERR(drvdata->csdev)) return PTR_ERR(drvdata->csdev); pm_runtime_put(&adev->dev); dev_dbg(drvdata->dev, "TPDA initialized\n"); return 0; } static void tpda_remove(struct amba_device *adev) { struct tpda_drvdata *drvdata = dev_get_drvdata(&adev->dev); coresight_trace_id_put_system_id(drvdata->atid); coresight_unregister(drvdata->csdev); } /* * Different TPDA has different periph id. * The difference is 0-7 bits' value. So ignore 0-7 bits. */ static struct amba_id tpda_ids[] = { { .id = 0x000f0f00, .mask = 0x000fff00, }, { 0, 0, NULL }, }; static struct amba_driver tpda_driver = { .drv = { .name = "coresight-tpda", .owner = THIS_MODULE, .suppress_bind_attrs = true, }, .probe = tpda_probe, .remove = tpda_remove, .id_table = tpda_ids, }; module_amba_driver(tpda_driver); MODULE_LICENSE("GPL"); MODULE_DESCRIPTION("Trace, Profiling & Diagnostic Aggregator driver"); |