Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 | // SPDX-License-Identifier: GPL-2.0-or-later /* * SM3 using the RISC-V vector crypto extensions * * Copyright (C) 2023 VRULL GmbH * Author: Heiko Stuebner <heiko.stuebner@vrull.eu> * * Copyright (C) 2023 SiFive, Inc. * Author: Jerry Shih <jerry.shih@sifive.com> */ #include <asm/simd.h> #include <asm/vector.h> #include <crypto/internal/hash.h> #include <crypto/internal/simd.h> #include <crypto/sm3_base.h> #include <linux/linkage.h> #include <linux/module.h> /* * Note: the asm function only uses the 'state' field of struct sm3_state. * It is assumed to be the first field. */ asmlinkage void sm3_transform_zvksh_zvkb( struct sm3_state *state, const u8 *data, int num_blocks); static int riscv64_sm3_update(struct shash_desc *desc, const u8 *data, unsigned int len) { /* * Ensure struct sm3_state begins directly with the SM3 * 256-bit internal state, as this is what the asm function expects. */ BUILD_BUG_ON(offsetof(struct sm3_state, state) != 0); if (crypto_simd_usable()) { kernel_vector_begin(); sm3_base_do_update(desc, data, len, sm3_transform_zvksh_zvkb); kernel_vector_end(); } else { sm3_update(shash_desc_ctx(desc), data, len); } return 0; } static int riscv64_sm3_finup(struct shash_desc *desc, const u8 *data, unsigned int len, u8 *out) { struct sm3_state *ctx; if (crypto_simd_usable()) { kernel_vector_begin(); if (len) sm3_base_do_update(desc, data, len, sm3_transform_zvksh_zvkb); sm3_base_do_finalize(desc, sm3_transform_zvksh_zvkb); kernel_vector_end(); return sm3_base_finish(desc, out); } ctx = shash_desc_ctx(desc); if (len) sm3_update(ctx, data, len); sm3_final(ctx, out); return 0; } static int riscv64_sm3_final(struct shash_desc *desc, u8 *out) { return riscv64_sm3_finup(desc, NULL, 0, out); } static struct shash_alg riscv64_sm3_alg = { .init = sm3_base_init, .update = riscv64_sm3_update, .final = riscv64_sm3_final, .finup = riscv64_sm3_finup, .descsize = sizeof(struct sm3_state), .digestsize = SM3_DIGEST_SIZE, .base = { .cra_blocksize = SM3_BLOCK_SIZE, .cra_priority = 300, .cra_name = "sm3", .cra_driver_name = "sm3-riscv64-zvksh-zvkb", .cra_module = THIS_MODULE, }, }; static int __init riscv64_sm3_mod_init(void) { if (riscv_isa_extension_available(NULL, ZVKSH) && riscv_isa_extension_available(NULL, ZVKB) && riscv_vector_vlen() >= 128) return crypto_register_shash(&riscv64_sm3_alg); return -ENODEV; } static void __exit riscv64_sm3_mod_exit(void) { crypto_unregister_shash(&riscv64_sm3_alg); } module_init(riscv64_sm3_mod_init); module_exit(riscv64_sm3_mod_exit); MODULE_DESCRIPTION("SM3 (RISC-V accelerated)"); MODULE_AUTHOR("Heiko Stuebner <heiko.stuebner@vrull.eu>"); MODULE_LICENSE("GPL"); MODULE_ALIAS_CRYPTO("sm3"); |