Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 | // SPDX-License-Identifier: GPL-2.0 /***************************************************************************/ /* * m520x.c -- platform support for ColdFire 520x based boards * * Copyright (C) 2005, Freescale (www.freescale.com) * Copyright (C) 2005, Intec Automation (mike@steroidmicros.com) * Copyright (C) 1999-2007, Greg Ungerer (gerg@snapgear.com) * Copyright (C) 2001-2003, SnapGear Inc. (www.snapgear.com) */ /***************************************************************************/ #include <linux/clkdev.h> #include <linux/kernel.h> #include <linux/param.h> #include <linux/init.h> #include <linux/io.h> #include <asm/machdep.h> #include <asm/coldfire.h> #include <asm/mcfsim.h> #include <asm/mcfuart.h> #include <asm/mcfclk.h> /***************************************************************************/ DEFINE_CLK(0, "flexbus", 2, MCF_CLK); DEFINE_CLK(0, "fec.0", 12, MCF_CLK); DEFINE_CLK(0, "edma", 17, MCF_CLK); DEFINE_CLK(0, "intc.0", 18, MCF_CLK); DEFINE_CLK(0, "iack.0", 21, MCF_CLK); DEFINE_CLK(0, "imx1-i2c.0", 22, MCF_CLK); DEFINE_CLK(0, "mcfqspi.0", 23, MCF_CLK); DEFINE_CLK(0, "mcfuart.0", 24, MCF_BUSCLK); DEFINE_CLK(0, "mcfuart.1", 25, MCF_BUSCLK); DEFINE_CLK(0, "mcfuart.2", 26, MCF_BUSCLK); DEFINE_CLK(0, "mcftmr.0", 28, MCF_CLK); DEFINE_CLK(0, "mcftmr.1", 29, MCF_CLK); DEFINE_CLK(0, "mcftmr.2", 30, MCF_CLK); DEFINE_CLK(0, "mcftmr.3", 31, MCF_CLK); DEFINE_CLK(0, "mcfpit.0", 32, MCF_CLK); DEFINE_CLK(0, "mcfpit.1", 33, MCF_CLK); DEFINE_CLK(0, "mcfeport.0", 34, MCF_CLK); DEFINE_CLK(0, "mcfwdt.0", 35, MCF_CLK); DEFINE_CLK(0, "pll.0", 36, MCF_CLK); DEFINE_CLK(0, "sys.0", 40, MCF_BUSCLK); DEFINE_CLK(0, "gpio.0", 41, MCF_BUSCLK); DEFINE_CLK(0, "sdram.0", 42, MCF_CLK); static struct clk_lookup m520x_clk_lookup[] = { CLKDEV_INIT(NULL, "flexbus", &__clk_0_2), CLKDEV_INIT("fec.0", NULL, &__clk_0_12), CLKDEV_INIT("edma", NULL, &__clk_0_17), CLKDEV_INIT("intc.0", NULL, &__clk_0_18), CLKDEV_INIT("iack.0", NULL, &__clk_0_21), CLKDEV_INIT("imx1-i2c.0", NULL, &__clk_0_22), CLKDEV_INIT("mcfqspi.0", NULL, &__clk_0_23), CLKDEV_INIT("mcfuart.0", NULL, &__clk_0_24), CLKDEV_INIT("mcfuart.1", NULL, &__clk_0_25), CLKDEV_INIT("mcfuart.2", NULL, &__clk_0_26), CLKDEV_INIT("mcftmr.0", NULL, &__clk_0_28), CLKDEV_INIT("mcftmr.1", NULL, &__clk_0_29), CLKDEV_INIT("mcftmr.2", NULL, &__clk_0_30), CLKDEV_INIT("mcftmr.3", NULL, &__clk_0_31), CLKDEV_INIT("mcfpit.0", NULL, &__clk_0_32), CLKDEV_INIT("mcfpit.1", NULL, &__clk_0_33), CLKDEV_INIT("mcfeport.0", NULL, &__clk_0_34), CLKDEV_INIT("mcfwdt.0", NULL, &__clk_0_35), CLKDEV_INIT(NULL, "pll.0", &__clk_0_36), CLKDEV_INIT(NULL, "sys.0", &__clk_0_40), CLKDEV_INIT("gpio.0", NULL, &__clk_0_41), CLKDEV_INIT("sdram.0", NULL, &__clk_0_42), }; static struct clk * const enable_clks[] __initconst = { &__clk_0_2, /* flexbus */ &__clk_0_18, /* intc.0 */ &__clk_0_21, /* iack.0 */ &__clk_0_24, /* mcfuart.0 */ &__clk_0_25, /* mcfuart.1 */ &__clk_0_26, /* mcfuart.2 */ &__clk_0_32, /* mcfpit.0 */ &__clk_0_33, /* mcfpit.1 */ &__clk_0_34, /* mcfeport.0 */ &__clk_0_36, /* pll.0 */ &__clk_0_40, /* sys.0 */ &__clk_0_41, /* gpio.0 */ &__clk_0_42, /* sdram.0 */ }; static struct clk * const disable_clks[] __initconst = { &__clk_0_12, /* fec.0 */ &__clk_0_17, /* edma */ &__clk_0_22, /* imx1-i2c.0 */ &__clk_0_23, /* mcfqspi.0 */ &__clk_0_28, /* mcftmr.0 */ &__clk_0_29, /* mcftmr.1 */ &__clk_0_30, /* mcftmr.2 */ &__clk_0_31, /* mcftmr.3 */ &__clk_0_35, /* mcfwdt.0 */ }; static void __init m520x_clk_init(void) { unsigned i; /* make sure these clocks are enabled */ for (i = 0; i < ARRAY_SIZE(enable_clks); ++i) __clk_init_enabled(enable_clks[i]); /* make sure these clocks are disabled */ for (i = 0; i < ARRAY_SIZE(disable_clks); ++i) __clk_init_disabled(disable_clks[i]); clkdev_add_table(m520x_clk_lookup, ARRAY_SIZE(m520x_clk_lookup)); } /***************************************************************************/ static void __init m520x_qspi_init(void) { #if IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI) u16 par; /* setup Port QS for QSPI with gpio CS control */ writeb(0x3f, MCF_GPIO_PAR_QSPI); /* make U1CTS and U2RTS gpio for cs_control */ par = readw(MCF_GPIO_PAR_UART); par &= 0x00ff; writew(par, MCF_GPIO_PAR_UART); #endif /* IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI) */ } /***************************************************************************/ static void __init m520x_i2c_init(void) { #if IS_ENABLED(CONFIG_I2C_IMX) u8 par; /* setup Port FECI2C Pin Assignment Register for I2C */ /* set PAR_SCL to SCL and PAR_SDA to SDA */ par = readb(MCF_GPIO_PAR_FECI2C); par |= 0x0f; writeb(par, MCF_GPIO_PAR_FECI2C); #endif /* IS_ENABLED(CONFIG_I2C_IMX) */ } /***************************************************************************/ static void __init m520x_uarts_init(void) { u16 par; u8 par2; /* UART0 and UART1 GPIO pin setup */ par = readw(MCF_GPIO_PAR_UART); par |= MCF_GPIO_PAR_UART_PAR_UTXD0 | MCF_GPIO_PAR_UART_PAR_URXD0; par |= MCF_GPIO_PAR_UART_PAR_UTXD1 | MCF_GPIO_PAR_UART_PAR_URXD1; writew(par, MCF_GPIO_PAR_UART); /* UART1 GPIO pin setup */ par2 = readb(MCF_GPIO_PAR_FECI2C); par2 &= ~0x0F; par2 |= MCF_GPIO_PAR_FECI2C_PAR_SCL_UTXD2 | MCF_GPIO_PAR_FECI2C_PAR_SDA_URXD2; writeb(par2, MCF_GPIO_PAR_FECI2C); } /***************************************************************************/ static void __init m520x_fec_init(void) { u8 v; /* Set multi-function pins to ethernet mode */ v = readb(MCF_GPIO_PAR_FEC); writeb(v | 0xf0, MCF_GPIO_PAR_FEC); v = readb(MCF_GPIO_PAR_FECI2C); writeb(v | 0x0f, MCF_GPIO_PAR_FECI2C); } /***************************************************************************/ void __init config_BSP(char *commandp, int size) { mach_sched_init = hw_timer_init; m520x_clk_init(); m520x_uarts_init(); m520x_fec_init(); m520x_qspi_init(); m520x_i2c_init(); } /***************************************************************************/ |