Loading...
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * Copyright 2011 Freescale Semiconductor, Inc.
4 * Copyright 2011 Linaro Ltd.
5 */
6
7/dts-v1/;
8#include <dt-bindings/input/input.h>
9#include "imx53.dtsi"
10
11/ {
12 model = "Freescale i.MX53 Automotive Reference Design Board";
13 compatible = "fsl,imx53-ard", "fsl,imx53";
14
15 memory@70000000 {
16 device_type = "memory";
17 reg = <0x70000000 0x40000000>;
18 };
19
20 eim-cs1@f4000000 {
21 #address-cells = <1>;
22 #size-cells = <1>;
23 compatible = "fsl,eim-bus", "simple-bus";
24 reg = <0xf4000000 0x3ff0000>;
25 ranges;
26
27 ethernet@f4000000 {
28 compatible = "smsc,lan9220", "smsc,lan9115";
29 reg = <0xf4000000 0x2000000>;
30 phy-mode = "mii";
31 interrupt-parent = <&gpio2>;
32 interrupts = <31 0x8>;
33 reg-io-width = <4>;
34 /*
35 * VDD33A and VDDVARIO of LAN9220 are supplied by
36 * SW4_3V3 of LTC3589. Before the regulator driver
37 * for this PMIC is available, we use a fixed dummy
38 * 3V3 regulator to get LAN9220 driver probing work.
39 */
40 vdd33a-supply = <®_3p3v>;
41 vddvario-supply = <®_3p3v>;
42 smsc,irq-push-pull;
43 };
44 };
45
46 reg_3p3v: regulator-3p3v {
47 compatible = "regulator-fixed";
48 regulator-name = "3P3V";
49 regulator-min-microvolt = <3300000>;
50 regulator-max-microvolt = <3300000>;
51 regulator-always-on;
52 };
53
54 gpio-keys {
55 compatible = "gpio-keys";
56
57 key-home {
58 label = "Home";
59 gpios = <&gpio5 10 0>;
60 linux,code = <KEY_HOME>;
61 wakeup-source;
62 };
63
64 key-back {
65 label = "Back";
66 gpios = <&gpio5 11 0>;
67 linux,code = <KEY_BACK>;
68 wakeup-source;
69 };
70
71 key-program {
72 label = "Program";
73 gpios = <&gpio5 12 0>;
74 linux,code = <KEY_PROGRAM >;
75 wakeup-source;
76 };
77
78 key-volume-up {
79 label = "Volume Up";
80 gpios = <&gpio5 13 0>;
81 linux,code = <KEY_VOLUMEUP>;
82 };
83
84 key-volume-down {
85 label = "Volume Down";
86 gpios = <&gpio4 0 0>;
87 linux,code = <KEY_VOLUMEDOWN>;
88 };
89 };
90};
91
92&esdhc1 {
93 pinctrl-names = "default";
94 pinctrl-0 = <&pinctrl_esdhc1>;
95 cd-gpios = <&gpio1 1 GPIO_ACTIVE_LOW>;
96 wp-gpios = <&gpio1 9 GPIO_ACTIVE_HIGH>;
97 status = "okay";
98};
99
100&iomuxc {
101 pinctrl-names = "default";
102 pinctrl-0 = <&pinctrl_hog>;
103
104 imx53-ard {
105 pinctrl_hog: hoggrp {
106 fsl,pins = <
107 MX53_PAD_GPIO_1__GPIO1_1 0x80000000
108 MX53_PAD_GPIO_9__GPIO1_9 0x80000000
109 MX53_PAD_EIM_EB3__GPIO2_31 0x80000000
110 MX53_PAD_GPIO_10__GPIO4_0 0x80000000
111 MX53_PAD_DISP0_DAT16__GPIO5_10 0x80000000
112 MX53_PAD_DISP0_DAT17__GPIO5_11 0x80000000
113 MX53_PAD_DISP0_DAT18__GPIO5_12 0x80000000
114 MX53_PAD_DISP0_DAT19__GPIO5_13 0x80000000
115 MX53_PAD_EIM_D16__EMI_WEIM_D_16 0x80000000
116 MX53_PAD_EIM_D17__EMI_WEIM_D_17 0x80000000
117 MX53_PAD_EIM_D18__EMI_WEIM_D_18 0x80000000
118 MX53_PAD_EIM_D19__EMI_WEIM_D_19 0x80000000
119 MX53_PAD_EIM_D20__EMI_WEIM_D_20 0x80000000
120 MX53_PAD_EIM_D21__EMI_WEIM_D_21 0x80000000
121 MX53_PAD_EIM_D22__EMI_WEIM_D_22 0x80000000
122 MX53_PAD_EIM_D23__EMI_WEIM_D_23 0x80000000
123 MX53_PAD_EIM_D24__EMI_WEIM_D_24 0x80000000
124 MX53_PAD_EIM_D25__EMI_WEIM_D_25 0x80000000
125 MX53_PAD_EIM_D26__EMI_WEIM_D_26 0x80000000
126 MX53_PAD_EIM_D27__EMI_WEIM_D_27 0x80000000
127 MX53_PAD_EIM_D28__EMI_WEIM_D_28 0x80000000
128 MX53_PAD_EIM_D29__EMI_WEIM_D_29 0x80000000
129 MX53_PAD_EIM_D30__EMI_WEIM_D_30 0x80000000
130 MX53_PAD_EIM_D31__EMI_WEIM_D_31 0x80000000
131 MX53_PAD_EIM_DA0__EMI_NAND_WEIM_DA_0 0x80000000
132 MX53_PAD_EIM_DA1__EMI_NAND_WEIM_DA_1 0x80000000
133 MX53_PAD_EIM_DA2__EMI_NAND_WEIM_DA_2 0x80000000
134 MX53_PAD_EIM_DA3__EMI_NAND_WEIM_DA_3 0x80000000
135 MX53_PAD_EIM_DA4__EMI_NAND_WEIM_DA_4 0x80000000
136 MX53_PAD_EIM_DA5__EMI_NAND_WEIM_DA_5 0x80000000
137 MX53_PAD_EIM_DA6__EMI_NAND_WEIM_DA_6 0x80000000
138 MX53_PAD_EIM_OE__EMI_WEIM_OE 0x80000000
139 MX53_PAD_EIM_RW__EMI_WEIM_RW 0x80000000
140 MX53_PAD_EIM_CS1__EMI_WEIM_CS_1 0x80000000
141 >;
142 };
143
144 pinctrl_esdhc1: esdhc1grp {
145 fsl,pins = <
146 MX53_PAD_SD1_DATA0__ESDHC1_DAT0 0x1d5
147 MX53_PAD_SD1_DATA1__ESDHC1_DAT1 0x1d5
148 MX53_PAD_SD1_DATA2__ESDHC1_DAT2 0x1d5
149 MX53_PAD_SD1_DATA3__ESDHC1_DAT3 0x1d5
150 MX53_PAD_PATA_DATA8__ESDHC1_DAT4 0x1d5
151 MX53_PAD_PATA_DATA9__ESDHC1_DAT5 0x1d5
152 MX53_PAD_PATA_DATA10__ESDHC1_DAT6 0x1d5
153 MX53_PAD_PATA_DATA11__ESDHC1_DAT7 0x1d5
154 MX53_PAD_SD1_CMD__ESDHC1_CMD 0x1d5
155 MX53_PAD_SD1_CLK__ESDHC1_CLK 0x1d5
156 >;
157 };
158
159 pinctrl_uart1: uart1grp {
160 fsl,pins = <
161 MX53_PAD_PATA_DIOW__UART1_TXD_MUX 0x1e4
162 MX53_PAD_PATA_DMACK__UART1_RXD_MUX 0x1e4
163 >;
164 };
165 };
166};
167
168&uart1 {
169 pinctrl-names = "default";
170 pinctrl-0 = <&pinctrl_uart1>;
171 status = "okay";
172};