Loading...
1// SPDX-License-Identifier: GPL-2.0-or-later
2/* Paravirtualization interfaces
3 Copyright (C) 2006 Rusty Russell IBM Corporation
4
5
6 2007 - x86_64 support added by Glauber de Oliveira Costa, Red Hat Inc
7*/
8
9#include <linux/errno.h>
10#include <linux/init.h>
11#include <linux/export.h>
12#include <linux/efi.h>
13#include <linux/bcd.h>
14#include <linux/highmem.h>
15#include <linux/kprobes.h>
16#include <linux/pgtable.h>
17#include <linux/static_call.h>
18
19#include <asm/bug.h>
20#include <asm/paravirt.h>
21#include <asm/debugreg.h>
22#include <asm/desc.h>
23#include <asm/setup.h>
24#include <asm/time.h>
25#include <asm/pgalloc.h>
26#include <asm/irq.h>
27#include <asm/delay.h>
28#include <asm/fixmap.h>
29#include <asm/apic.h>
30#include <asm/tlbflush.h>
31#include <asm/timer.h>
32#include <asm/special_insns.h>
33#include <asm/tlb.h>
34#include <asm/io_bitmap.h>
35#include <asm/gsseg.h>
36
37/* stub always returning 0. */
38DEFINE_ASM_FUNC(paravirt_ret0, "xor %eax,%eax", .entry.text);
39
40void __init default_banner(void)
41{
42 printk(KERN_INFO "Booting paravirtualized kernel on %s\n",
43 pv_info.name);
44}
45
46#ifdef CONFIG_PARAVIRT_XXL
47DEFINE_ASM_FUNC(_paravirt_ident_64, "mov %rdi, %rax", .text);
48DEFINE_ASM_FUNC(pv_native_save_fl, "pushf; pop %rax", .noinstr.text);
49DEFINE_ASM_FUNC(pv_native_irq_disable, "cli", .noinstr.text);
50DEFINE_ASM_FUNC(pv_native_irq_enable, "sti", .noinstr.text);
51DEFINE_ASM_FUNC(pv_native_read_cr2, "mov %cr2, %rax", .noinstr.text);
52#endif
53
54DEFINE_STATIC_KEY_TRUE(virt_spin_lock_key);
55
56void __init native_pv_lock_init(void)
57{
58 if (IS_ENABLED(CONFIG_PARAVIRT_SPINLOCKS) &&
59 !boot_cpu_has(X86_FEATURE_HYPERVISOR))
60 static_branch_disable(&virt_spin_lock_key);
61}
62
63static void native_tlb_remove_table(struct mmu_gather *tlb, void *table)
64{
65 tlb_remove_page(tlb, table);
66}
67
68struct static_key paravirt_steal_enabled;
69struct static_key paravirt_steal_rq_enabled;
70
71static u64 native_steal_clock(int cpu)
72{
73 return 0;
74}
75
76DEFINE_STATIC_CALL(pv_steal_clock, native_steal_clock);
77DEFINE_STATIC_CALL(pv_sched_clock, native_sched_clock);
78
79void paravirt_set_sched_clock(u64 (*func)(void))
80{
81 static_call_update(pv_sched_clock, func);
82}
83
84/* These are in entry.S */
85static struct resource reserve_ioports = {
86 .start = 0,
87 .end = IO_SPACE_LIMIT,
88 .name = "paravirt-ioport",
89 .flags = IORESOURCE_IO | IORESOURCE_BUSY,
90};
91
92/*
93 * Reserve the whole legacy IO space to prevent any legacy drivers
94 * from wasting time probing for their hardware. This is a fairly
95 * brute-force approach to disabling all non-virtual drivers.
96 *
97 * Note that this must be called very early to have any effect.
98 */
99int paravirt_disable_iospace(void)
100{
101 return request_resource(&ioport_resource, &reserve_ioports);
102}
103
104#ifdef CONFIG_PARAVIRT_XXL
105static noinstr void pv_native_write_cr2(unsigned long val)
106{
107 native_write_cr2(val);
108}
109
110static noinstr unsigned long pv_native_get_debugreg(int regno)
111{
112 return native_get_debugreg(regno);
113}
114
115static noinstr void pv_native_set_debugreg(int regno, unsigned long val)
116{
117 native_set_debugreg(regno, val);
118}
119
120noinstr void pv_native_wbinvd(void)
121{
122 native_wbinvd();
123}
124
125static noinstr void pv_native_safe_halt(void)
126{
127 native_safe_halt();
128}
129#endif
130
131struct pv_info pv_info = {
132 .name = "bare hardware",
133#ifdef CONFIG_PARAVIRT_XXL
134 .extra_user_64bit_cs = __USER_CS,
135#endif
136};
137
138/* 64-bit pagetable entries */
139#define PTE_IDENT __PV_IS_CALLEE_SAVE(_paravirt_ident_64)
140
141struct paravirt_patch_template pv_ops = {
142 /* Cpu ops. */
143 .cpu.io_delay = native_io_delay,
144
145#ifdef CONFIG_PARAVIRT_XXL
146 .cpu.cpuid = native_cpuid,
147 .cpu.get_debugreg = pv_native_get_debugreg,
148 .cpu.set_debugreg = pv_native_set_debugreg,
149 .cpu.read_cr0 = native_read_cr0,
150 .cpu.write_cr0 = native_write_cr0,
151 .cpu.write_cr4 = native_write_cr4,
152 .cpu.wbinvd = pv_native_wbinvd,
153 .cpu.read_msr = native_read_msr,
154 .cpu.write_msr = native_write_msr,
155 .cpu.read_msr_safe = native_read_msr_safe,
156 .cpu.write_msr_safe = native_write_msr_safe,
157 .cpu.read_pmc = native_read_pmc,
158 .cpu.load_tr_desc = native_load_tr_desc,
159 .cpu.set_ldt = native_set_ldt,
160 .cpu.load_gdt = native_load_gdt,
161 .cpu.load_idt = native_load_idt,
162 .cpu.store_tr = native_store_tr,
163 .cpu.load_tls = native_load_tls,
164 .cpu.load_gs_index = native_load_gs_index,
165 .cpu.write_ldt_entry = native_write_ldt_entry,
166 .cpu.write_gdt_entry = native_write_gdt_entry,
167 .cpu.write_idt_entry = native_write_idt_entry,
168
169 .cpu.alloc_ldt = paravirt_nop,
170 .cpu.free_ldt = paravirt_nop,
171
172 .cpu.load_sp0 = native_load_sp0,
173
174#ifdef CONFIG_X86_IOPL_IOPERM
175 .cpu.invalidate_io_bitmap = native_tss_invalidate_io_bitmap,
176 .cpu.update_io_bitmap = native_tss_update_io_bitmap,
177#endif
178
179 .cpu.start_context_switch = paravirt_nop,
180 .cpu.end_context_switch = paravirt_nop,
181
182 /* Irq ops. */
183 .irq.save_fl = __PV_IS_CALLEE_SAVE(pv_native_save_fl),
184 .irq.irq_disable = __PV_IS_CALLEE_SAVE(pv_native_irq_disable),
185 .irq.irq_enable = __PV_IS_CALLEE_SAVE(pv_native_irq_enable),
186 .irq.safe_halt = pv_native_safe_halt,
187 .irq.halt = native_halt,
188#endif /* CONFIG_PARAVIRT_XXL */
189
190 /* Mmu ops. */
191 .mmu.flush_tlb_user = native_flush_tlb_local,
192 .mmu.flush_tlb_kernel = native_flush_tlb_global,
193 .mmu.flush_tlb_one_user = native_flush_tlb_one_user,
194 .mmu.flush_tlb_multi = native_flush_tlb_multi,
195 .mmu.tlb_remove_table = native_tlb_remove_table,
196
197 .mmu.exit_mmap = paravirt_nop,
198 .mmu.notify_page_enc_status_changed = paravirt_nop,
199
200#ifdef CONFIG_PARAVIRT_XXL
201 .mmu.read_cr2 = __PV_IS_CALLEE_SAVE(pv_native_read_cr2),
202 .mmu.write_cr2 = pv_native_write_cr2,
203 .mmu.read_cr3 = __native_read_cr3,
204 .mmu.write_cr3 = native_write_cr3,
205
206 .mmu.pgd_alloc = __paravirt_pgd_alloc,
207 .mmu.pgd_free = paravirt_nop,
208
209 .mmu.alloc_pte = paravirt_nop,
210 .mmu.alloc_pmd = paravirt_nop,
211 .mmu.alloc_pud = paravirt_nop,
212 .mmu.alloc_p4d = paravirt_nop,
213 .mmu.release_pte = paravirt_nop,
214 .mmu.release_pmd = paravirt_nop,
215 .mmu.release_pud = paravirt_nop,
216 .mmu.release_p4d = paravirt_nop,
217
218 .mmu.set_pte = native_set_pte,
219 .mmu.set_pmd = native_set_pmd,
220
221 .mmu.ptep_modify_prot_start = __ptep_modify_prot_start,
222 .mmu.ptep_modify_prot_commit = __ptep_modify_prot_commit,
223
224 .mmu.set_pud = native_set_pud,
225
226 .mmu.pmd_val = PTE_IDENT,
227 .mmu.make_pmd = PTE_IDENT,
228
229 .mmu.pud_val = PTE_IDENT,
230 .mmu.make_pud = PTE_IDENT,
231
232 .mmu.set_p4d = native_set_p4d,
233
234#if CONFIG_PGTABLE_LEVELS >= 5
235 .mmu.p4d_val = PTE_IDENT,
236 .mmu.make_p4d = PTE_IDENT,
237
238 .mmu.set_pgd = native_set_pgd,
239#endif /* CONFIG_PGTABLE_LEVELS >= 5 */
240
241 .mmu.pte_val = PTE_IDENT,
242 .mmu.pgd_val = PTE_IDENT,
243
244 .mmu.make_pte = PTE_IDENT,
245 .mmu.make_pgd = PTE_IDENT,
246
247 .mmu.enter_mmap = paravirt_nop,
248
249 .mmu.lazy_mode = {
250 .enter = paravirt_nop,
251 .leave = paravirt_nop,
252 .flush = paravirt_nop,
253 },
254
255 .mmu.set_fixmap = native_set_fixmap,
256#endif /* CONFIG_PARAVIRT_XXL */
257
258#if defined(CONFIG_PARAVIRT_SPINLOCKS)
259 /* Lock ops. */
260#ifdef CONFIG_SMP
261 .lock.queued_spin_lock_slowpath = native_queued_spin_lock_slowpath,
262 .lock.queued_spin_unlock =
263 PV_CALLEE_SAVE(__native_queued_spin_unlock),
264 .lock.wait = paravirt_nop,
265 .lock.kick = paravirt_nop,
266 .lock.vcpu_is_preempted =
267 PV_CALLEE_SAVE(__native_vcpu_is_preempted),
268#endif /* SMP */
269#endif
270};
271
272#ifdef CONFIG_PARAVIRT_XXL
273NOKPROBE_SYMBOL(native_load_idt);
274#endif
275
276EXPORT_SYMBOL(pv_ops);
277EXPORT_SYMBOL_GPL(pv_info);
1// SPDX-License-Identifier: GPL-2.0-or-later
2/* Paravirtualization interfaces
3 Copyright (C) 2006 Rusty Russell IBM Corporation
4
5
6 2007 - x86_64 support added by Glauber de Oliveira Costa, Red Hat Inc
7*/
8
9#include <linux/errno.h>
10#include <linux/init.h>
11#include <linux/export.h>
12#include <linux/efi.h>
13#include <linux/bcd.h>
14#include <linux/highmem.h>
15#include <linux/kprobes.h>
16#include <linux/pgtable.h>
17
18#include <asm/bug.h>
19#include <asm/paravirt.h>
20#include <asm/debugreg.h>
21#include <asm/desc.h>
22#include <asm/setup.h>
23#include <asm/time.h>
24#include <asm/pgalloc.h>
25#include <asm/irq.h>
26#include <asm/delay.h>
27#include <asm/fixmap.h>
28#include <asm/apic.h>
29#include <asm/tlbflush.h>
30#include <asm/timer.h>
31#include <asm/special_insns.h>
32#include <asm/tlb.h>
33#include <asm/io_bitmap.h>
34
35/*
36 * nop stub, which must not clobber anything *including the stack* to
37 * avoid confusing the entry prologues.
38 */
39extern void _paravirt_nop(void);
40asm (".pushsection .entry.text, \"ax\"\n"
41 ".global _paravirt_nop\n"
42 "_paravirt_nop:\n\t"
43 "ret\n\t"
44 ".size _paravirt_nop, . - _paravirt_nop\n\t"
45 ".type _paravirt_nop, @function\n\t"
46 ".popsection");
47
48void __init default_banner(void)
49{
50 printk(KERN_INFO "Booting paravirtualized kernel on %s\n",
51 pv_info.name);
52}
53
54/* Undefined instruction for dealing with missing ops pointers. */
55static const unsigned char ud2a[] = { 0x0f, 0x0b };
56
57struct branch {
58 unsigned char opcode;
59 u32 delta;
60} __attribute__((packed));
61
62static unsigned paravirt_patch_call(void *insn_buff, const void *target,
63 unsigned long addr, unsigned len)
64{
65 const int call_len = 5;
66 struct branch *b = insn_buff;
67 unsigned long delta = (unsigned long)target - (addr+call_len);
68
69 if (len < call_len) {
70 pr_warn("paravirt: Failed to patch indirect CALL at %ps\n", (void *)addr);
71 /* Kernel might not be viable if patching fails, bail out: */
72 BUG_ON(1);
73 }
74
75 b->opcode = 0xe8; /* call */
76 b->delta = delta;
77 BUILD_BUG_ON(sizeof(*b) != call_len);
78
79 return call_len;
80}
81
82#ifdef CONFIG_PARAVIRT_XXL
83/* identity function, which can be inlined */
84u64 notrace _paravirt_ident_64(u64 x)
85{
86 return x;
87}
88
89static unsigned paravirt_patch_jmp(void *insn_buff, const void *target,
90 unsigned long addr, unsigned len)
91{
92 struct branch *b = insn_buff;
93 unsigned long delta = (unsigned long)target - (addr+5);
94
95 if (len < 5) {
96#ifdef CONFIG_RETPOLINE
97 WARN_ONCE(1, "Failing to patch indirect JMP in %ps\n", (void *)addr);
98#endif
99 return len; /* call too long for patch site */
100 }
101
102 b->opcode = 0xe9; /* jmp */
103 b->delta = delta;
104
105 return 5;
106}
107#endif
108
109DEFINE_STATIC_KEY_TRUE(virt_spin_lock_key);
110
111void __init native_pv_lock_init(void)
112{
113 if (!boot_cpu_has(X86_FEATURE_HYPERVISOR))
114 static_branch_disable(&virt_spin_lock_key);
115}
116
117unsigned paravirt_patch_default(u8 type, void *insn_buff,
118 unsigned long addr, unsigned len)
119{
120 /*
121 * Neat trick to map patch type back to the call within the
122 * corresponding structure.
123 */
124 void *opfunc = *((void **)&pv_ops + type);
125 unsigned ret;
126
127 if (opfunc == NULL)
128 /* If there's no function, patch it with a ud2a (BUG) */
129 ret = paravirt_patch_insns(insn_buff, len, ud2a, ud2a+sizeof(ud2a));
130 else if (opfunc == _paravirt_nop)
131 ret = 0;
132
133#ifdef CONFIG_PARAVIRT_XXL
134 /* identity functions just return their single argument */
135 else if (opfunc == _paravirt_ident_64)
136 ret = paravirt_patch_ident_64(insn_buff, len);
137
138 else if (type == PARAVIRT_PATCH(cpu.iret) ||
139 type == PARAVIRT_PATCH(cpu.usergs_sysret64))
140 /* If operation requires a jmp, then jmp */
141 ret = paravirt_patch_jmp(insn_buff, opfunc, addr, len);
142#endif
143 else
144 /* Otherwise call the function. */
145 ret = paravirt_patch_call(insn_buff, opfunc, addr, len);
146
147 return ret;
148}
149
150unsigned paravirt_patch_insns(void *insn_buff, unsigned len,
151 const char *start, const char *end)
152{
153 unsigned insn_len = end - start;
154
155 /* Alternative instruction is too large for the patch site and we cannot continue: */
156 BUG_ON(insn_len > len || start == NULL);
157
158 memcpy(insn_buff, start, insn_len);
159
160 return insn_len;
161}
162
163struct static_key paravirt_steal_enabled;
164struct static_key paravirt_steal_rq_enabled;
165
166static u64 native_steal_clock(int cpu)
167{
168 return 0;
169}
170
171/* These are in entry.S */
172extern void native_iret(void);
173extern void native_usergs_sysret64(void);
174
175static struct resource reserve_ioports = {
176 .start = 0,
177 .end = IO_SPACE_LIMIT,
178 .name = "paravirt-ioport",
179 .flags = IORESOURCE_IO | IORESOURCE_BUSY,
180};
181
182/*
183 * Reserve the whole legacy IO space to prevent any legacy drivers
184 * from wasting time probing for their hardware. This is a fairly
185 * brute-force approach to disabling all non-virtual drivers.
186 *
187 * Note that this must be called very early to have any effect.
188 */
189int paravirt_disable_iospace(void)
190{
191 return request_resource(&ioport_resource, &reserve_ioports);
192}
193
194static DEFINE_PER_CPU(enum paravirt_lazy_mode, paravirt_lazy_mode) = PARAVIRT_LAZY_NONE;
195
196static inline void enter_lazy(enum paravirt_lazy_mode mode)
197{
198 BUG_ON(this_cpu_read(paravirt_lazy_mode) != PARAVIRT_LAZY_NONE);
199
200 this_cpu_write(paravirt_lazy_mode, mode);
201}
202
203static void leave_lazy(enum paravirt_lazy_mode mode)
204{
205 BUG_ON(this_cpu_read(paravirt_lazy_mode) != mode);
206
207 this_cpu_write(paravirt_lazy_mode, PARAVIRT_LAZY_NONE);
208}
209
210void paravirt_enter_lazy_mmu(void)
211{
212 enter_lazy(PARAVIRT_LAZY_MMU);
213}
214
215void paravirt_leave_lazy_mmu(void)
216{
217 leave_lazy(PARAVIRT_LAZY_MMU);
218}
219
220void paravirt_flush_lazy_mmu(void)
221{
222 preempt_disable();
223
224 if (paravirt_get_lazy_mode() == PARAVIRT_LAZY_MMU) {
225 arch_leave_lazy_mmu_mode();
226 arch_enter_lazy_mmu_mode();
227 }
228
229 preempt_enable();
230}
231
232#ifdef CONFIG_PARAVIRT_XXL
233void paravirt_start_context_switch(struct task_struct *prev)
234{
235 BUG_ON(preemptible());
236
237 if (this_cpu_read(paravirt_lazy_mode) == PARAVIRT_LAZY_MMU) {
238 arch_leave_lazy_mmu_mode();
239 set_ti_thread_flag(task_thread_info(prev), TIF_LAZY_MMU_UPDATES);
240 }
241 enter_lazy(PARAVIRT_LAZY_CPU);
242}
243
244void paravirt_end_context_switch(struct task_struct *next)
245{
246 BUG_ON(preemptible());
247
248 leave_lazy(PARAVIRT_LAZY_CPU);
249
250 if (test_and_clear_ti_thread_flag(task_thread_info(next), TIF_LAZY_MMU_UPDATES))
251 arch_enter_lazy_mmu_mode();
252}
253#endif
254
255enum paravirt_lazy_mode paravirt_get_lazy_mode(void)
256{
257 if (in_interrupt())
258 return PARAVIRT_LAZY_NONE;
259
260 return this_cpu_read(paravirt_lazy_mode);
261}
262
263struct pv_info pv_info = {
264 .name = "bare hardware",
265#ifdef CONFIG_PARAVIRT_XXL
266 .kernel_rpl = 0,
267 .shared_kernel_pmd = 1, /* Only used when CONFIG_X86_PAE is set */
268
269#ifdef CONFIG_X86_64
270 .extra_user_64bit_cs = __USER_CS,
271#endif
272#endif
273};
274
275/* 64-bit pagetable entries */
276#define PTE_IDENT __PV_IS_CALLEE_SAVE(_paravirt_ident_64)
277
278struct paravirt_patch_template pv_ops = {
279 /* Init ops. */
280 .init.patch = native_patch,
281
282 /* Time ops. */
283 .time.sched_clock = native_sched_clock,
284 .time.steal_clock = native_steal_clock,
285
286 /* Cpu ops. */
287 .cpu.io_delay = native_io_delay,
288
289#ifdef CONFIG_PARAVIRT_XXL
290 .cpu.cpuid = native_cpuid,
291 .cpu.get_debugreg = native_get_debugreg,
292 .cpu.set_debugreg = native_set_debugreg,
293 .cpu.read_cr0 = native_read_cr0,
294 .cpu.write_cr0 = native_write_cr0,
295 .cpu.write_cr4 = native_write_cr4,
296 .cpu.wbinvd = native_wbinvd,
297 .cpu.read_msr = native_read_msr,
298 .cpu.write_msr = native_write_msr,
299 .cpu.read_msr_safe = native_read_msr_safe,
300 .cpu.write_msr_safe = native_write_msr_safe,
301 .cpu.read_pmc = native_read_pmc,
302 .cpu.load_tr_desc = native_load_tr_desc,
303 .cpu.set_ldt = native_set_ldt,
304 .cpu.load_gdt = native_load_gdt,
305 .cpu.load_idt = native_load_idt,
306 .cpu.store_tr = native_store_tr,
307 .cpu.load_tls = native_load_tls,
308#ifdef CONFIG_X86_64
309 .cpu.load_gs_index = native_load_gs_index,
310#endif
311 .cpu.write_ldt_entry = native_write_ldt_entry,
312 .cpu.write_gdt_entry = native_write_gdt_entry,
313 .cpu.write_idt_entry = native_write_idt_entry,
314
315 .cpu.alloc_ldt = paravirt_nop,
316 .cpu.free_ldt = paravirt_nop,
317
318 .cpu.load_sp0 = native_load_sp0,
319
320#ifdef CONFIG_X86_64
321 .cpu.usergs_sysret64 = native_usergs_sysret64,
322#endif
323 .cpu.iret = native_iret,
324 .cpu.swapgs = native_swapgs,
325
326#ifdef CONFIG_X86_IOPL_IOPERM
327 .cpu.invalidate_io_bitmap = native_tss_invalidate_io_bitmap,
328 .cpu.update_io_bitmap = native_tss_update_io_bitmap,
329#endif
330
331 .cpu.start_context_switch = paravirt_nop,
332 .cpu.end_context_switch = paravirt_nop,
333
334 /* Irq ops. */
335 .irq.save_fl = __PV_IS_CALLEE_SAVE(native_save_fl),
336 .irq.restore_fl = __PV_IS_CALLEE_SAVE(native_restore_fl),
337 .irq.irq_disable = __PV_IS_CALLEE_SAVE(native_irq_disable),
338 .irq.irq_enable = __PV_IS_CALLEE_SAVE(native_irq_enable),
339 .irq.safe_halt = native_safe_halt,
340 .irq.halt = native_halt,
341#endif /* CONFIG_PARAVIRT_XXL */
342
343 /* Mmu ops. */
344 .mmu.flush_tlb_user = native_flush_tlb_local,
345 .mmu.flush_tlb_kernel = native_flush_tlb_global,
346 .mmu.flush_tlb_one_user = native_flush_tlb_one_user,
347 .mmu.flush_tlb_others = native_flush_tlb_others,
348 .mmu.tlb_remove_table =
349 (void (*)(struct mmu_gather *, void *))tlb_remove_page,
350
351 .mmu.exit_mmap = paravirt_nop,
352
353#ifdef CONFIG_PARAVIRT_XXL
354 .mmu.read_cr2 = __PV_IS_CALLEE_SAVE(native_read_cr2),
355 .mmu.write_cr2 = native_write_cr2,
356 .mmu.read_cr3 = __native_read_cr3,
357 .mmu.write_cr3 = native_write_cr3,
358
359 .mmu.pgd_alloc = __paravirt_pgd_alloc,
360 .mmu.pgd_free = paravirt_nop,
361
362 .mmu.alloc_pte = paravirt_nop,
363 .mmu.alloc_pmd = paravirt_nop,
364 .mmu.alloc_pud = paravirt_nop,
365 .mmu.alloc_p4d = paravirt_nop,
366 .mmu.release_pte = paravirt_nop,
367 .mmu.release_pmd = paravirt_nop,
368 .mmu.release_pud = paravirt_nop,
369 .mmu.release_p4d = paravirt_nop,
370
371 .mmu.set_pte = native_set_pte,
372 .mmu.set_pte_at = native_set_pte_at,
373 .mmu.set_pmd = native_set_pmd,
374
375 .mmu.ptep_modify_prot_start = __ptep_modify_prot_start,
376 .mmu.ptep_modify_prot_commit = __ptep_modify_prot_commit,
377
378#if CONFIG_PGTABLE_LEVELS >= 3
379#ifdef CONFIG_X86_PAE
380 .mmu.set_pte_atomic = native_set_pte_atomic,
381 .mmu.pte_clear = native_pte_clear,
382 .mmu.pmd_clear = native_pmd_clear,
383#endif
384 .mmu.set_pud = native_set_pud,
385
386 .mmu.pmd_val = PTE_IDENT,
387 .mmu.make_pmd = PTE_IDENT,
388
389#if CONFIG_PGTABLE_LEVELS >= 4
390 .mmu.pud_val = PTE_IDENT,
391 .mmu.make_pud = PTE_IDENT,
392
393 .mmu.set_p4d = native_set_p4d,
394
395#if CONFIG_PGTABLE_LEVELS >= 5
396 .mmu.p4d_val = PTE_IDENT,
397 .mmu.make_p4d = PTE_IDENT,
398
399 .mmu.set_pgd = native_set_pgd,
400#endif /* CONFIG_PGTABLE_LEVELS >= 5 */
401#endif /* CONFIG_PGTABLE_LEVELS >= 4 */
402#endif /* CONFIG_PGTABLE_LEVELS >= 3 */
403
404 .mmu.pte_val = PTE_IDENT,
405 .mmu.pgd_val = PTE_IDENT,
406
407 .mmu.make_pte = PTE_IDENT,
408 .mmu.make_pgd = PTE_IDENT,
409
410 .mmu.dup_mmap = paravirt_nop,
411 .mmu.activate_mm = paravirt_nop,
412
413 .mmu.lazy_mode = {
414 .enter = paravirt_nop,
415 .leave = paravirt_nop,
416 .flush = paravirt_nop,
417 },
418
419 .mmu.set_fixmap = native_set_fixmap,
420#endif /* CONFIG_PARAVIRT_XXL */
421
422#if defined(CONFIG_PARAVIRT_SPINLOCKS)
423 /* Lock ops. */
424#ifdef CONFIG_SMP
425 .lock.queued_spin_lock_slowpath = native_queued_spin_lock_slowpath,
426 .lock.queued_spin_unlock =
427 PV_CALLEE_SAVE(__native_queued_spin_unlock),
428 .lock.wait = paravirt_nop,
429 .lock.kick = paravirt_nop,
430 .lock.vcpu_is_preempted =
431 PV_CALLEE_SAVE(__native_vcpu_is_preempted),
432#endif /* SMP */
433#endif
434};
435
436#ifdef CONFIG_PARAVIRT_XXL
437/* At this point, native_get/set_debugreg has real function entries */
438NOKPROBE_SYMBOL(native_get_debugreg);
439NOKPROBE_SYMBOL(native_set_debugreg);
440NOKPROBE_SYMBOL(native_load_idt);
441#endif
442
443EXPORT_SYMBOL(pv_ops);
444EXPORT_SYMBOL_GPL(pv_info);