Loading...
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
4 * Copyright (c) 2015-2021, The Linux Foundation. All rights reserved.
5 */
6
7#ifndef _DPU_HW_UTIL_H
8#define _DPU_HW_UTIL_H
9
10#include <linux/io.h>
11#include <linux/slab.h>
12#include "dpu_hw_mdss.h"
13#include "dpu_hw_catalog.h"
14
15#define REG_MASK(n) ((BIT(n)) - 1)
16#define MISR_FRAME_COUNT 0x1
17#define MISR_CTRL_ENABLE BIT(8)
18#define MISR_CTRL_STATUS BIT(9)
19#define MISR_CTRL_STATUS_CLEAR BIT(10)
20#define MISR_CTRL_FREE_RUN_MASK BIT(31)
21
22#define TO_S15D16(_x_)((_x_) << 7)
23
24extern const struct dpu_csc_cfg dpu_csc_YUV2RGB_601L;
25extern const struct dpu_csc_cfg dpu_csc10_YUV2RGB_601L;
26extern const struct dpu_csc_cfg dpu_csc10_rgb2yuv_601l;
27
28/*
29 * This is the common struct maintained by each sub block
30 * for mapping the register offsets in this block to the
31 * absoulute IO address
32 * @blk_addr: hw block register mapped address
33 * @log_mask: log mask for this block
34 */
35struct dpu_hw_blk_reg_map {
36 void __iomem *blk_addr;
37 u32 log_mask;
38};
39
40/**
41 * struct dpu_hw_blk - opaque hardware block object
42 */
43struct dpu_hw_blk {
44 /* opaque */
45};
46
47/**
48 * struct dpu_hw_scaler3_de_cfg : QSEEDv3 detail enhancer configuration
49 * @enable: detail enhancer enable/disable
50 * @sharpen_level1: sharpening strength for noise
51 * @sharpen_level2: sharpening strength for signal
52 * @ clip: clip shift
53 * @ limit: limit value
54 * @ thr_quiet: quiet threshold
55 * @ thr_dieout: dieout threshold
56 * @ thr_high: low threshold
57 * @ thr_high: high threshold
58 * @ prec_shift: precision shift
59 * @ adjust_a: A-coefficients for mapping curve
60 * @ adjust_b: B-coefficients for mapping curve
61 * @ adjust_c: C-coefficients for mapping curve
62 */
63struct dpu_hw_scaler3_de_cfg {
64 u32 enable;
65 int16_t sharpen_level1;
66 int16_t sharpen_level2;
67 uint16_t clip;
68 uint16_t limit;
69 uint16_t thr_quiet;
70 uint16_t thr_dieout;
71 uint16_t thr_low;
72 uint16_t thr_high;
73 uint16_t prec_shift;
74 int16_t adjust_a[DPU_MAX_DE_CURVES];
75 int16_t adjust_b[DPU_MAX_DE_CURVES];
76 int16_t adjust_c[DPU_MAX_DE_CURVES];
77};
78
79
80/**
81 * struct dpu_hw_scaler3_cfg : QSEEDv3 configuration
82 * @enable: scaler enable
83 * @dir_en: direction detection block enable
84 * @ init_phase_x: horizontal initial phase
85 * @ phase_step_x: horizontal phase step
86 * @ init_phase_y: vertical initial phase
87 * @ phase_step_y: vertical phase step
88 * @ preload_x: horizontal preload value
89 * @ preload_y: vertical preload value
90 * @ src_width: source width
91 * @ src_height: source height
92 * @ dst_width: destination width
93 * @ dst_height: destination height
94 * @ y_rgb_filter_cfg: y/rgb plane filter configuration
95 * @ uv_filter_cfg: uv plane filter configuration
96 * @ alpha_filter_cfg: alpha filter configuration
97 * @ blend_cfg: blend coefficients configuration
98 * @ lut_flag: scaler LUT update flags
99 * 0x1 swap LUT bank
100 * 0x2 update 2D filter LUT
101 * 0x4 update y circular filter LUT
102 * 0x8 update uv circular filter LUT
103 * 0x10 update y separable filter LUT
104 * 0x20 update uv separable filter LUT
105 * @ dir_lut_idx: 2D filter LUT index
106 * @ y_rgb_cir_lut_idx: y circular filter LUT index
107 * @ uv_cir_lut_idx: uv circular filter LUT index
108 * @ y_rgb_sep_lut_idx: y circular filter LUT index
109 * @ uv_sep_lut_idx: uv separable filter LUT index
110 * @ dir_lut: pointer to 2D LUT
111 * @ cir_lut: pointer to circular filter LUT
112 * @ sep_lut: pointer to separable filter LUT
113 * @ de: detail enhancer configuration
114 * @ dir_weight: Directional weight
115 */
116struct dpu_hw_scaler3_cfg {
117 u32 enable;
118 u32 dir_en;
119 int32_t init_phase_x[DPU_MAX_PLANES];
120 int32_t phase_step_x[DPU_MAX_PLANES];
121 int32_t init_phase_y[DPU_MAX_PLANES];
122 int32_t phase_step_y[DPU_MAX_PLANES];
123
124 u32 preload_x[DPU_MAX_PLANES];
125 u32 preload_y[DPU_MAX_PLANES];
126 u32 src_width[DPU_MAX_PLANES];
127 u32 src_height[DPU_MAX_PLANES];
128
129 u32 dst_width;
130 u32 dst_height;
131
132 u32 y_rgb_filter_cfg;
133 u32 uv_filter_cfg;
134 u32 alpha_filter_cfg;
135 u32 blend_cfg;
136
137 u32 lut_flag;
138 u32 dir_lut_idx;
139
140 u32 y_rgb_cir_lut_idx;
141 u32 uv_cir_lut_idx;
142 u32 y_rgb_sep_lut_idx;
143 u32 uv_sep_lut_idx;
144 u32 *dir_lut;
145 size_t dir_len;
146 u32 *cir_lut;
147 size_t cir_len;
148 u32 *sep_lut;
149 size_t sep_len;
150
151 /*
152 * Detail enhancer settings
153 */
154 struct dpu_hw_scaler3_de_cfg de;
155
156 u32 dir_weight;
157};
158
159/**
160 * struct dpu_drm_pix_ext_v1 - version 1 of pixel ext structure
161 * @num_ext_pxls_lr: Number of total horizontal pixels
162 * @num_ext_pxls_tb: Number of total vertical lines
163 * @left_ftch: Number of extra pixels to overfetch from left
164 * @right_ftch: Number of extra pixels to overfetch from right
165 * @top_ftch: Number of extra lines to overfetch from top
166 * @btm_ftch: Number of extra lines to overfetch from bottom
167 * @left_rpt: Number of extra pixels to repeat from left
168 * @right_rpt: Number of extra pixels to repeat from right
169 * @top_rpt: Number of extra lines to repeat from top
170 * @btm_rpt: Number of extra lines to repeat from bottom
171 */
172struct dpu_drm_pix_ext_v1 {
173 /*
174 * Number of pixels ext in left, right, top and bottom direction
175 * for all color components.
176 */
177 int32_t num_ext_pxls_lr[DPU_MAX_PLANES];
178 int32_t num_ext_pxls_tb[DPU_MAX_PLANES];
179
180 /*
181 * Number of pixels needs to be overfetched in left, right, top
182 * and bottom directions from source image for scaling.
183 */
184 int32_t left_ftch[DPU_MAX_PLANES];
185 int32_t right_ftch[DPU_MAX_PLANES];
186 int32_t top_ftch[DPU_MAX_PLANES];
187 int32_t btm_ftch[DPU_MAX_PLANES];
188 /*
189 * Number of pixels needs to be repeated in left, right, top and
190 * bottom directions for scaling.
191 */
192 int32_t left_rpt[DPU_MAX_PLANES];
193 int32_t right_rpt[DPU_MAX_PLANES];
194 int32_t top_rpt[DPU_MAX_PLANES];
195 int32_t btm_rpt[DPU_MAX_PLANES];
196
197};
198
199/**
200 * struct dpu_drm_de_v1 - version 1 of detail enhancer structure
201 * @enable: Enables/disables detail enhancer
202 * @sharpen_level1: Sharpening strength for noise
203 * @sharpen_level2: Sharpening strength for context
204 * @clip: Clip coefficient
205 * @limit: Detail enhancer limit factor
206 * @thr_quiet: Quite zone threshold
207 * @thr_dieout: Die-out zone threshold
208 * @thr_low: Linear zone left threshold
209 * @thr_high: Linear zone right threshold
210 * @prec_shift: Detail enhancer precision
211 * @adjust_a: Mapping curves A coefficients
212 * @adjust_b: Mapping curves B coefficients
213 * @adjust_c: Mapping curves C coefficients
214 */
215struct dpu_drm_de_v1 {
216 uint32_t enable;
217 int16_t sharpen_level1;
218 int16_t sharpen_level2;
219 uint16_t clip;
220 uint16_t limit;
221 uint16_t thr_quiet;
222 uint16_t thr_dieout;
223 uint16_t thr_low;
224 uint16_t thr_high;
225 uint16_t prec_shift;
226 int16_t adjust_a[DPU_MAX_DE_CURVES];
227 int16_t adjust_b[DPU_MAX_DE_CURVES];
228 int16_t adjust_c[DPU_MAX_DE_CURVES];
229};
230
231/**
232 * struct dpu_drm_scaler_v2 - version 2 of struct dpu_drm_scaler
233 * @enable: Scaler enable
234 * @dir_en: Detail enhancer enable
235 * @pe: Pixel extension settings
236 * @horz_decimate: Horizontal decimation factor
237 * @vert_decimate: Vertical decimation factor
238 * @init_phase_x: Initial scaler phase values for x
239 * @phase_step_x: Phase step values for x
240 * @init_phase_y: Initial scaler phase values for y
241 * @phase_step_y: Phase step values for y
242 * @preload_x: Horizontal preload value
243 * @preload_y: Vertical preload value
244 * @src_width: Source width
245 * @src_height: Source height
246 * @dst_width: Destination width
247 * @dst_height: Destination height
248 * @y_rgb_filter_cfg: Y/RGB plane filter configuration
249 * @uv_filter_cfg: UV plane filter configuration
250 * @alpha_filter_cfg: Alpha filter configuration
251 * @blend_cfg: Selection of blend coefficients
252 * @lut_flag: LUT configuration flags
253 * @dir_lut_idx: 2d 4x4 LUT index
254 * @y_rgb_cir_lut_idx: Y/RGB circular LUT index
255 * @uv_cir_lut_idx: UV circular LUT index
256 * @y_rgb_sep_lut_idx: Y/RGB separable LUT index
257 * @uv_sep_lut_idx: UV separable LUT index
258 * @de: Detail enhancer settings
259 */
260struct dpu_drm_scaler_v2 {
261 /*
262 * General definitions
263 */
264 uint32_t enable;
265 uint32_t dir_en;
266
267 /*
268 * Pix ext settings
269 */
270 struct dpu_drm_pix_ext_v1 pe;
271
272 /*
273 * Decimation settings
274 */
275 uint32_t horz_decimate;
276 uint32_t vert_decimate;
277
278 /*
279 * Phase settings
280 */
281 int32_t init_phase_x[DPU_MAX_PLANES];
282 int32_t phase_step_x[DPU_MAX_PLANES];
283 int32_t init_phase_y[DPU_MAX_PLANES];
284 int32_t phase_step_y[DPU_MAX_PLANES];
285
286 uint32_t preload_x[DPU_MAX_PLANES];
287 uint32_t preload_y[DPU_MAX_PLANES];
288 uint32_t src_width[DPU_MAX_PLANES];
289 uint32_t src_height[DPU_MAX_PLANES];
290
291 uint32_t dst_width;
292 uint32_t dst_height;
293
294 uint32_t y_rgb_filter_cfg;
295 uint32_t uv_filter_cfg;
296 uint32_t alpha_filter_cfg;
297 uint32_t blend_cfg;
298
299 uint32_t lut_flag;
300 uint32_t dir_lut_idx;
301
302 /* for Y(RGB) and UV planes*/
303 uint32_t y_rgb_cir_lut_idx;
304 uint32_t uv_cir_lut_idx;
305 uint32_t y_rgb_sep_lut_idx;
306 uint32_t uv_sep_lut_idx;
307
308 /*
309 * Detail enhancer settings
310 */
311 struct dpu_drm_de_v1 de;
312};
313
314/**
315 * struct dpu_hw_qos_cfg: pipe QoS configuration
316 * @danger_lut: LUT for generate danger level based on fill level
317 * @safe_lut: LUT for generate safe level based on fill level
318 * @creq_lut: LUT for generate creq level based on fill level
319 * @creq_vblank: creq value generated to vbif during vertical blanking
320 * @danger_vblank: danger value generated during vertical blanking
321 * @vblank_en: enable creq_vblank and danger_vblank during vblank
322 * @danger_safe_en: enable danger safe generation
323 */
324struct dpu_hw_qos_cfg {
325 u32 danger_lut;
326 u32 safe_lut;
327 u64 creq_lut;
328 bool danger_safe_en;
329};
330
331u32 *dpu_hw_util_get_log_mask_ptr(void);
332
333void dpu_reg_write(struct dpu_hw_blk_reg_map *c,
334 u32 reg_off,
335 u32 val,
336 const char *name);
337int dpu_reg_read(struct dpu_hw_blk_reg_map *c, u32 reg_off);
338
339#define DPU_REG_WRITE(c, off, val) dpu_reg_write(c, off, val, #off)
340#define DPU_REG_READ(c, off) dpu_reg_read(c, off)
341
342void *dpu_hw_util_get_dir(void);
343
344void dpu_hw_setup_scaler3(struct dpu_hw_blk_reg_map *c,
345 struct dpu_hw_scaler3_cfg *scaler3_cfg,
346 u32 scaler_offset, u32 scaler_version,
347 const struct dpu_format *format);
348
349void dpu_hw_csc_setup(struct dpu_hw_blk_reg_map *c,
350 u32 csc_reg_off,
351 const struct dpu_csc_cfg *data, bool csc10);
352
353void dpu_setup_cdp(struct dpu_hw_blk_reg_map *c, u32 offset,
354 const struct dpu_format *fmt, bool enable);
355
356u64 _dpu_hw_get_qos_lut(const struct dpu_qos_lut_tbl *tbl,
357 u32 total_fl);
358
359void _dpu_hw_setup_qos_lut(struct dpu_hw_blk_reg_map *c, u32 offset,
360 bool qos_8lvl,
361 const struct dpu_hw_qos_cfg *cfg);
362
363void dpu_hw_setup_misr(struct dpu_hw_blk_reg_map *c,
364 u32 misr_ctrl_offset, u8 input_sel);
365
366int dpu_hw_collect_misr(struct dpu_hw_blk_reg_map *c,
367 u32 misr_ctrl_offset,
368 u32 misr_signature_offset,
369 u32 *misr_value);
370
371bool dpu_hw_clk_force_ctrl(struct dpu_hw_blk_reg_map *c,
372 const struct dpu_clk_ctrl_reg *clk_ctrl_reg,
373 bool enable);
374
375#endif /* _DPU_HW_UTIL_H */
1/* SPDX-License-Identifier: GPL-2.0-only */
2/* Copyright (c) 2015-2018, The Linux Foundation. All rights reserved.
3 */
4
5#ifndef _DPU_HW_UTIL_H
6#define _DPU_HW_UTIL_H
7
8#include <linux/io.h>
9#include <linux/slab.h>
10#include "dpu_hw_mdss.h"
11
12#define REG_MASK(n) ((BIT(n)) - 1)
13
14/*
15 * This is the common struct maintained by each sub block
16 * for mapping the register offsets in this block to the
17 * absoulute IO address
18 * @base_off: mdp register mapped offset
19 * @blk_off: pipe offset relative to mdss offset
20 * @length length of register block offset
21 * @xin_id xin id
22 * @hwversion mdss hw version number
23 */
24struct dpu_hw_blk_reg_map {
25 void __iomem *base_off;
26 u32 blk_off;
27 u32 length;
28 u32 xin_id;
29 u32 hwversion;
30 u32 log_mask;
31};
32
33/**
34 * struct dpu_hw_scaler3_de_cfg : QSEEDv3 detail enhancer configuration
35 * @enable: detail enhancer enable/disable
36 * @sharpen_level1: sharpening strength for noise
37 * @sharpen_level2: sharpening strength for signal
38 * @ clip: clip shift
39 * @ limit: limit value
40 * @ thr_quiet: quiet threshold
41 * @ thr_dieout: dieout threshold
42 * @ thr_high: low threshold
43 * @ thr_high: high threshold
44 * @ prec_shift: precision shift
45 * @ adjust_a: A-coefficients for mapping curve
46 * @ adjust_b: B-coefficients for mapping curve
47 * @ adjust_c: C-coefficients for mapping curve
48 */
49struct dpu_hw_scaler3_de_cfg {
50 u32 enable;
51 int16_t sharpen_level1;
52 int16_t sharpen_level2;
53 uint16_t clip;
54 uint16_t limit;
55 uint16_t thr_quiet;
56 uint16_t thr_dieout;
57 uint16_t thr_low;
58 uint16_t thr_high;
59 uint16_t prec_shift;
60 int16_t adjust_a[DPU_MAX_DE_CURVES];
61 int16_t adjust_b[DPU_MAX_DE_CURVES];
62 int16_t adjust_c[DPU_MAX_DE_CURVES];
63};
64
65
66/**
67 * struct dpu_hw_scaler3_cfg : QSEEDv3 configuration
68 * @enable: scaler enable
69 * @dir_en: direction detection block enable
70 * @ init_phase_x: horizontal initial phase
71 * @ phase_step_x: horizontal phase step
72 * @ init_phase_y: vertical initial phase
73 * @ phase_step_y: vertical phase step
74 * @ preload_x: horizontal preload value
75 * @ preload_y: vertical preload value
76 * @ src_width: source width
77 * @ src_height: source height
78 * @ dst_width: destination width
79 * @ dst_height: destination height
80 * @ y_rgb_filter_cfg: y/rgb plane filter configuration
81 * @ uv_filter_cfg: uv plane filter configuration
82 * @ alpha_filter_cfg: alpha filter configuration
83 * @ blend_cfg: blend coefficients configuration
84 * @ lut_flag: scaler LUT update flags
85 * 0x1 swap LUT bank
86 * 0x2 update 2D filter LUT
87 * 0x4 update y circular filter LUT
88 * 0x8 update uv circular filter LUT
89 * 0x10 update y separable filter LUT
90 * 0x20 update uv separable filter LUT
91 * @ dir_lut_idx: 2D filter LUT index
92 * @ y_rgb_cir_lut_idx: y circular filter LUT index
93 * @ uv_cir_lut_idx: uv circular filter LUT index
94 * @ y_rgb_sep_lut_idx: y circular filter LUT index
95 * @ uv_sep_lut_idx: uv separable filter LUT index
96 * @ dir_lut: pointer to 2D LUT
97 * @ cir_lut: pointer to circular filter LUT
98 * @ sep_lut: pointer to separable filter LUT
99 * @ de: detail enhancer configuration
100 */
101struct dpu_hw_scaler3_cfg {
102 u32 enable;
103 u32 dir_en;
104 int32_t init_phase_x[DPU_MAX_PLANES];
105 int32_t phase_step_x[DPU_MAX_PLANES];
106 int32_t init_phase_y[DPU_MAX_PLANES];
107 int32_t phase_step_y[DPU_MAX_PLANES];
108
109 u32 preload_x[DPU_MAX_PLANES];
110 u32 preload_y[DPU_MAX_PLANES];
111 u32 src_width[DPU_MAX_PLANES];
112 u32 src_height[DPU_MAX_PLANES];
113
114 u32 dst_width;
115 u32 dst_height;
116
117 u32 y_rgb_filter_cfg;
118 u32 uv_filter_cfg;
119 u32 alpha_filter_cfg;
120 u32 blend_cfg;
121
122 u32 lut_flag;
123 u32 dir_lut_idx;
124
125 u32 y_rgb_cir_lut_idx;
126 u32 uv_cir_lut_idx;
127 u32 y_rgb_sep_lut_idx;
128 u32 uv_sep_lut_idx;
129 u32 *dir_lut;
130 size_t dir_len;
131 u32 *cir_lut;
132 size_t cir_len;
133 u32 *sep_lut;
134 size_t sep_len;
135
136 /*
137 * Detail enhancer settings
138 */
139 struct dpu_hw_scaler3_de_cfg de;
140};
141
142/**
143 * struct dpu_drm_pix_ext_v1 - version 1 of pixel ext structure
144 * @num_ext_pxls_lr: Number of total horizontal pixels
145 * @num_ext_pxls_tb: Number of total vertical lines
146 * @left_ftch: Number of extra pixels to overfetch from left
147 * @right_ftch: Number of extra pixels to overfetch from right
148 * @top_ftch: Number of extra lines to overfetch from top
149 * @btm_ftch: Number of extra lines to overfetch from bottom
150 * @left_rpt: Number of extra pixels to repeat from left
151 * @right_rpt: Number of extra pixels to repeat from right
152 * @top_rpt: Number of extra lines to repeat from top
153 * @btm_rpt: Number of extra lines to repeat from bottom
154 */
155struct dpu_drm_pix_ext_v1 {
156 /*
157 * Number of pixels ext in left, right, top and bottom direction
158 * for all color components.
159 */
160 int32_t num_ext_pxls_lr[DPU_MAX_PLANES];
161 int32_t num_ext_pxls_tb[DPU_MAX_PLANES];
162
163 /*
164 * Number of pixels needs to be overfetched in left, right, top
165 * and bottom directions from source image for scaling.
166 */
167 int32_t left_ftch[DPU_MAX_PLANES];
168 int32_t right_ftch[DPU_MAX_PLANES];
169 int32_t top_ftch[DPU_MAX_PLANES];
170 int32_t btm_ftch[DPU_MAX_PLANES];
171 /*
172 * Number of pixels needs to be repeated in left, right, top and
173 * bottom directions for scaling.
174 */
175 int32_t left_rpt[DPU_MAX_PLANES];
176 int32_t right_rpt[DPU_MAX_PLANES];
177 int32_t top_rpt[DPU_MAX_PLANES];
178 int32_t btm_rpt[DPU_MAX_PLANES];
179
180};
181
182/**
183 * struct dpu_drm_de_v1 - version 1 of detail enhancer structure
184 * @enable: Enables/disables detail enhancer
185 * @sharpen_level1: Sharpening strength for noise
186 * @sharpen_level2: Sharpening strength for context
187 * @clip: Clip coefficient
188 * @limit: Detail enhancer limit factor
189 * @thr_quiet: Quite zone threshold
190 * @thr_dieout: Die-out zone threshold
191 * @thr_low: Linear zone left threshold
192 * @thr_high: Linear zone right threshold
193 * @prec_shift: Detail enhancer precision
194 * @adjust_a: Mapping curves A coefficients
195 * @adjust_b: Mapping curves B coefficients
196 * @adjust_c: Mapping curves C coefficients
197 */
198struct dpu_drm_de_v1 {
199 uint32_t enable;
200 int16_t sharpen_level1;
201 int16_t sharpen_level2;
202 uint16_t clip;
203 uint16_t limit;
204 uint16_t thr_quiet;
205 uint16_t thr_dieout;
206 uint16_t thr_low;
207 uint16_t thr_high;
208 uint16_t prec_shift;
209 int16_t adjust_a[DPU_MAX_DE_CURVES];
210 int16_t adjust_b[DPU_MAX_DE_CURVES];
211 int16_t adjust_c[DPU_MAX_DE_CURVES];
212};
213
214/**
215 * struct dpu_drm_scaler_v2 - version 2 of struct dpu_drm_scaler
216 * @enable: Scaler enable
217 * @dir_en: Detail enhancer enable
218 * @pe: Pixel extension settings
219 * @horz_decimate: Horizontal decimation factor
220 * @vert_decimate: Vertical decimation factor
221 * @init_phase_x: Initial scaler phase values for x
222 * @phase_step_x: Phase step values for x
223 * @init_phase_y: Initial scaler phase values for y
224 * @phase_step_y: Phase step values for y
225 * @preload_x: Horizontal preload value
226 * @preload_y: Vertical preload value
227 * @src_width: Source width
228 * @src_height: Source height
229 * @dst_width: Destination width
230 * @dst_height: Destination height
231 * @y_rgb_filter_cfg: Y/RGB plane filter configuration
232 * @uv_filter_cfg: UV plane filter configuration
233 * @alpha_filter_cfg: Alpha filter configuration
234 * @blend_cfg: Selection of blend coefficients
235 * @lut_flag: LUT configuration flags
236 * @dir_lut_idx: 2d 4x4 LUT index
237 * @y_rgb_cir_lut_idx: Y/RGB circular LUT index
238 * @uv_cir_lut_idx: UV circular LUT index
239 * @y_rgb_sep_lut_idx: Y/RGB separable LUT index
240 * @uv_sep_lut_idx: UV separable LUT index
241 * @de: Detail enhancer settings
242 */
243struct dpu_drm_scaler_v2 {
244 /*
245 * General definitions
246 */
247 uint32_t enable;
248 uint32_t dir_en;
249
250 /*
251 * Pix ext settings
252 */
253 struct dpu_drm_pix_ext_v1 pe;
254
255 /*
256 * Decimation settings
257 */
258 uint32_t horz_decimate;
259 uint32_t vert_decimate;
260
261 /*
262 * Phase settings
263 */
264 int32_t init_phase_x[DPU_MAX_PLANES];
265 int32_t phase_step_x[DPU_MAX_PLANES];
266 int32_t init_phase_y[DPU_MAX_PLANES];
267 int32_t phase_step_y[DPU_MAX_PLANES];
268
269 uint32_t preload_x[DPU_MAX_PLANES];
270 uint32_t preload_y[DPU_MAX_PLANES];
271 uint32_t src_width[DPU_MAX_PLANES];
272 uint32_t src_height[DPU_MAX_PLANES];
273
274 uint32_t dst_width;
275 uint32_t dst_height;
276
277 uint32_t y_rgb_filter_cfg;
278 uint32_t uv_filter_cfg;
279 uint32_t alpha_filter_cfg;
280 uint32_t blend_cfg;
281
282 uint32_t lut_flag;
283 uint32_t dir_lut_idx;
284
285 /* for Y(RGB) and UV planes*/
286 uint32_t y_rgb_cir_lut_idx;
287 uint32_t uv_cir_lut_idx;
288 uint32_t y_rgb_sep_lut_idx;
289 uint32_t uv_sep_lut_idx;
290
291 /*
292 * Detail enhancer settings
293 */
294 struct dpu_drm_de_v1 de;
295};
296
297
298u32 *dpu_hw_util_get_log_mask_ptr(void);
299
300void dpu_reg_write(struct dpu_hw_blk_reg_map *c,
301 u32 reg_off,
302 u32 val,
303 const char *name);
304int dpu_reg_read(struct dpu_hw_blk_reg_map *c, u32 reg_off);
305
306#define DPU_REG_WRITE(c, off, val) dpu_reg_write(c, off, val, #off)
307#define DPU_REG_READ(c, off) dpu_reg_read(c, off)
308
309void *dpu_hw_util_get_dir(void);
310
311void dpu_hw_setup_scaler3(struct dpu_hw_blk_reg_map *c,
312 struct dpu_hw_scaler3_cfg *scaler3_cfg,
313 u32 scaler_offset, u32 scaler_version,
314 const struct dpu_format *format);
315
316u32 dpu_hw_get_scaler3_ver(struct dpu_hw_blk_reg_map *c,
317 u32 scaler_offset);
318
319void dpu_hw_csc_setup(struct dpu_hw_blk_reg_map *c,
320 u32 csc_reg_off,
321 struct dpu_csc_cfg *data, bool csc10);
322
323#endif /* _DPU_HW_UTIL_H */