Loading...
1/*
2 * Copyright 2014 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23
24#include <linux/firmware.h>
25#include <linux/module.h>
26#include <linux/pci.h>
27
28#include <drm/drm_cache.h>
29#include "amdgpu.h"
30#include "gmc_v6_0.h"
31#include "amdgpu_ucode.h"
32#include "amdgpu_gem.h"
33
34#include "bif/bif_3_0_d.h"
35#include "bif/bif_3_0_sh_mask.h"
36#include "oss/oss_1_0_d.h"
37#include "oss/oss_1_0_sh_mask.h"
38#include "gmc/gmc_6_0_d.h"
39#include "gmc/gmc_6_0_sh_mask.h"
40#include "dce/dce_6_0_d.h"
41#include "dce/dce_6_0_sh_mask.h"
42#include "si_enums.h"
43
44static void gmc_v6_0_set_gmc_funcs(struct amdgpu_device *adev);
45static void gmc_v6_0_set_irq_funcs(struct amdgpu_device *adev);
46static int gmc_v6_0_wait_for_idle(void *handle);
47
48MODULE_FIRMWARE("amdgpu/tahiti_mc.bin");
49MODULE_FIRMWARE("amdgpu/pitcairn_mc.bin");
50MODULE_FIRMWARE("amdgpu/verde_mc.bin");
51MODULE_FIRMWARE("amdgpu/oland_mc.bin");
52MODULE_FIRMWARE("amdgpu/hainan_mc.bin");
53MODULE_FIRMWARE("amdgpu/si58_mc.bin");
54
55#define MC_SEQ_MISC0__MT__MASK 0xf0000000
56#define MC_SEQ_MISC0__MT__GDDR1 0x10000000
57#define MC_SEQ_MISC0__MT__DDR2 0x20000000
58#define MC_SEQ_MISC0__MT__GDDR3 0x30000000
59#define MC_SEQ_MISC0__MT__GDDR4 0x40000000
60#define MC_SEQ_MISC0__MT__GDDR5 0x50000000
61#define MC_SEQ_MISC0__MT__HBM 0x60000000
62#define MC_SEQ_MISC0__MT__DDR3 0xB0000000
63
64static void gmc_v6_0_mc_stop(struct amdgpu_device *adev)
65{
66 u32 blackout;
67
68 gmc_v6_0_wait_for_idle((void *)adev);
69
70 blackout = RREG32(mmMC_SHARED_BLACKOUT_CNTL);
71 if (REG_GET_FIELD(blackout, MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE) != 1) {
72 /* Block CPU access */
73 WREG32(mmBIF_FB_EN, 0);
74 /* blackout the MC */
75 blackout = REG_SET_FIELD(blackout,
76 MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE, 0);
77 WREG32(mmMC_SHARED_BLACKOUT_CNTL, blackout | 1);
78 }
79 /* wait for the MC to settle */
80 udelay(100);
81
82}
83
84static void gmc_v6_0_mc_resume(struct amdgpu_device *adev)
85{
86 u32 tmp;
87
88 /* unblackout the MC */
89 tmp = RREG32(mmMC_SHARED_BLACKOUT_CNTL);
90 tmp = REG_SET_FIELD(tmp, MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE, 0);
91 WREG32(mmMC_SHARED_BLACKOUT_CNTL, tmp);
92 /* allow CPU access */
93 tmp = REG_SET_FIELD(0, BIF_FB_EN, FB_READ_EN, 1);
94 tmp = REG_SET_FIELD(tmp, BIF_FB_EN, FB_WRITE_EN, 1);
95 WREG32(mmBIF_FB_EN, tmp);
96}
97
98static int gmc_v6_0_init_microcode(struct amdgpu_device *adev)
99{
100 const char *chip_name;
101 char fw_name[30];
102 int err;
103 bool is_58_fw = false;
104
105 DRM_DEBUG("\n");
106
107 switch (adev->asic_type) {
108 case CHIP_TAHITI:
109 chip_name = "tahiti";
110 break;
111 case CHIP_PITCAIRN:
112 chip_name = "pitcairn";
113 break;
114 case CHIP_VERDE:
115 chip_name = "verde";
116 break;
117 case CHIP_OLAND:
118 chip_name = "oland";
119 break;
120 case CHIP_HAINAN:
121 chip_name = "hainan";
122 break;
123 default:
124 BUG();
125 }
126
127 /* this memory configuration requires special firmware */
128 if (((RREG32(mmMC_SEQ_MISC0) & 0xff000000) >> 24) == 0x58)
129 is_58_fw = true;
130
131 if (is_58_fw)
132 snprintf(fw_name, sizeof(fw_name), "amdgpu/si58_mc.bin");
133 else
134 snprintf(fw_name, sizeof(fw_name), "amdgpu/%s_mc.bin", chip_name);
135 err = amdgpu_ucode_request(adev, &adev->gmc.fw, fw_name);
136 if (err) {
137 dev_err(adev->dev,
138 "si_mc: Failed to load firmware \"%s\"\n",
139 fw_name);
140 amdgpu_ucode_release(&adev->gmc.fw);
141 }
142 return err;
143}
144
145static int gmc_v6_0_mc_load_microcode(struct amdgpu_device *adev)
146{
147 const __le32 *new_fw_data = NULL;
148 u32 running;
149 const __le32 *new_io_mc_regs = NULL;
150 int i, regs_size, ucode_size;
151 const struct mc_firmware_header_v1_0 *hdr;
152
153 if (!adev->gmc.fw)
154 return -EINVAL;
155
156 hdr = (const struct mc_firmware_header_v1_0 *)adev->gmc.fw->data;
157
158 amdgpu_ucode_print_mc_hdr(&hdr->header);
159
160 adev->gmc.fw_version = le32_to_cpu(hdr->header.ucode_version);
161 regs_size = le32_to_cpu(hdr->io_debug_size_bytes) / (4 * 2);
162 new_io_mc_regs = (const __le32 *)
163 (adev->gmc.fw->data + le32_to_cpu(hdr->io_debug_array_offset_bytes));
164 ucode_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4;
165 new_fw_data = (const __le32 *)
166 (adev->gmc.fw->data + le32_to_cpu(hdr->header.ucode_array_offset_bytes));
167
168 running = RREG32(mmMC_SEQ_SUP_CNTL) & MC_SEQ_SUP_CNTL__RUN_MASK;
169
170 if (running == 0) {
171
172 /* reset the engine and set to writable */
173 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000008);
174 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000010);
175
176 /* load mc io regs */
177 for (i = 0; i < regs_size; i++) {
178 WREG32(mmMC_SEQ_IO_DEBUG_INDEX, le32_to_cpup(new_io_mc_regs++));
179 WREG32(mmMC_SEQ_IO_DEBUG_DATA, le32_to_cpup(new_io_mc_regs++));
180 }
181 /* load the MC ucode */
182 for (i = 0; i < ucode_size; i++)
183 WREG32(mmMC_SEQ_SUP_PGM, le32_to_cpup(new_fw_data++));
184
185 /* put the engine back into the active state */
186 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000008);
187 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000004);
188 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000001);
189
190 /* wait for training to complete */
191 for (i = 0; i < adev->usec_timeout; i++) {
192 if (RREG32(mmMC_SEQ_TRAIN_WAKEUP_CNTL) & MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D0_MASK)
193 break;
194 udelay(1);
195 }
196 for (i = 0; i < adev->usec_timeout; i++) {
197 if (RREG32(mmMC_SEQ_TRAIN_WAKEUP_CNTL) & MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D1_MASK)
198 break;
199 udelay(1);
200 }
201
202 }
203
204 return 0;
205}
206
207static void gmc_v6_0_vram_gtt_location(struct amdgpu_device *adev,
208 struct amdgpu_gmc *mc)
209{
210 u64 base = RREG32(mmMC_VM_FB_LOCATION) & 0xFFFF;
211
212 base <<= 24;
213
214 amdgpu_gmc_set_agp_default(adev, mc);
215 amdgpu_gmc_vram_location(adev, mc, base);
216 amdgpu_gmc_gart_location(adev, mc, AMDGPU_GART_PLACEMENT_BEST_FIT);
217}
218
219static void gmc_v6_0_mc_program(struct amdgpu_device *adev)
220{
221 int i, j;
222
223 /* Initialize HDP */
224 for (i = 0, j = 0; i < 32; i++, j += 0x6) {
225 WREG32((0xb05 + j), 0x00000000);
226 WREG32((0xb06 + j), 0x00000000);
227 WREG32((0xb07 + j), 0x00000000);
228 WREG32((0xb08 + j), 0x00000000);
229 WREG32((0xb09 + j), 0x00000000);
230 }
231 WREG32(mmHDP_REG_COHERENCY_FLUSH_CNTL, 0);
232
233 if (gmc_v6_0_wait_for_idle((void *)adev))
234 dev_warn(adev->dev, "Wait for MC idle timedout !\n");
235
236 if (adev->mode_info.num_crtc) {
237 u32 tmp;
238
239 /* Lockout access through VGA aperture*/
240 tmp = RREG32(mmVGA_HDP_CONTROL);
241 tmp |= VGA_HDP_CONTROL__VGA_MEMORY_DISABLE_MASK;
242 WREG32(mmVGA_HDP_CONTROL, tmp);
243
244 /* disable VGA render */
245 tmp = RREG32(mmVGA_RENDER_CONTROL);
246 tmp &= ~VGA_VSTATUS_CNTL;
247 WREG32(mmVGA_RENDER_CONTROL, tmp);
248 }
249 /* Update configuration */
250 WREG32(mmMC_VM_SYSTEM_APERTURE_LOW_ADDR,
251 adev->gmc.vram_start >> 12);
252 WREG32(mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR,
253 adev->gmc.vram_end >> 12);
254 WREG32(mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR,
255 adev->mem_scratch.gpu_addr >> 12);
256 WREG32(mmMC_VM_AGP_BASE, 0);
257 WREG32(mmMC_VM_AGP_TOP, adev->gmc.agp_end >> 22);
258 WREG32(mmMC_VM_AGP_BOT, adev->gmc.agp_start >> 22);
259
260 if (gmc_v6_0_wait_for_idle((void *)adev))
261 dev_warn(adev->dev, "Wait for MC idle timedout !\n");
262}
263
264static int gmc_v6_0_mc_init(struct amdgpu_device *adev)
265{
266
267 u32 tmp;
268 int chansize, numchan;
269 int r;
270
271 tmp = RREG32(mmMC_ARB_RAMCFG);
272 if (tmp & (1 << 11))
273 chansize = 16;
274 else if (tmp & MC_ARB_RAMCFG__CHANSIZE_MASK)
275 chansize = 64;
276 else
277 chansize = 32;
278
279 tmp = RREG32(mmMC_SHARED_CHMAP);
280 switch ((tmp & MC_SHARED_CHMAP__NOOFCHAN_MASK) >> MC_SHARED_CHMAP__NOOFCHAN__SHIFT) {
281 case 0:
282 default:
283 numchan = 1;
284 break;
285 case 1:
286 numchan = 2;
287 break;
288 case 2:
289 numchan = 4;
290 break;
291 case 3:
292 numchan = 8;
293 break;
294 case 4:
295 numchan = 3;
296 break;
297 case 5:
298 numchan = 6;
299 break;
300 case 6:
301 numchan = 10;
302 break;
303 case 7:
304 numchan = 12;
305 break;
306 case 8:
307 numchan = 16;
308 break;
309 }
310 adev->gmc.vram_width = numchan * chansize;
311 /* size in MB on si */
312 adev->gmc.mc_vram_size = RREG32(mmCONFIG_MEMSIZE) * 1024ULL * 1024ULL;
313 adev->gmc.real_vram_size = RREG32(mmCONFIG_MEMSIZE) * 1024ULL * 1024ULL;
314
315 if (!(adev->flags & AMD_IS_APU)) {
316 r = amdgpu_device_resize_fb_bar(adev);
317 if (r)
318 return r;
319 }
320 adev->gmc.aper_base = pci_resource_start(adev->pdev, 0);
321 adev->gmc.aper_size = pci_resource_len(adev->pdev, 0);
322 adev->gmc.visible_vram_size = adev->gmc.aper_size;
323
324 /* set the gart size */
325 if (amdgpu_gart_size == -1) {
326 switch (adev->asic_type) {
327 case CHIP_HAINAN: /* no MM engines */
328 default:
329 adev->gmc.gart_size = 256ULL << 20;
330 break;
331 case CHIP_VERDE: /* UVD, VCE do not support GPUVM */
332 case CHIP_TAHITI: /* UVD, VCE do not support GPUVM */
333 case CHIP_PITCAIRN: /* UVD, VCE do not support GPUVM */
334 case CHIP_OLAND: /* UVD, VCE do not support GPUVM */
335 adev->gmc.gart_size = 1024ULL << 20;
336 break;
337 }
338 } else {
339 adev->gmc.gart_size = (u64)amdgpu_gart_size << 20;
340 }
341
342 adev->gmc.gart_size += adev->pm.smu_prv_buffer_size;
343 gmc_v6_0_vram_gtt_location(adev, &adev->gmc);
344
345 return 0;
346}
347
348static void gmc_v6_0_flush_gpu_tlb(struct amdgpu_device *adev, uint32_t vmid,
349 uint32_t vmhub, uint32_t flush_type)
350{
351 WREG32(mmVM_INVALIDATE_REQUEST, 1 << vmid);
352}
353
354static uint64_t gmc_v6_0_emit_flush_gpu_tlb(struct amdgpu_ring *ring,
355 unsigned int vmid, uint64_t pd_addr)
356{
357 uint32_t reg;
358
359 /* write new base address */
360 if (vmid < 8)
361 reg = mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + vmid;
362 else
363 reg = mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR + (vmid - 8);
364 amdgpu_ring_emit_wreg(ring, reg, pd_addr >> 12);
365
366 /* bits 0-15 are the VM contexts0-15 */
367 amdgpu_ring_emit_wreg(ring, mmVM_INVALIDATE_REQUEST, 1 << vmid);
368
369 return pd_addr;
370}
371
372static void gmc_v6_0_get_vm_pde(struct amdgpu_device *adev, int level,
373 uint64_t *addr, uint64_t *flags)
374{
375 BUG_ON(*addr & 0xFFFFFF0000000FFFULL);
376}
377
378static void gmc_v6_0_get_vm_pte(struct amdgpu_device *adev,
379 struct amdgpu_bo_va_mapping *mapping,
380 uint64_t *flags)
381{
382 *flags &= ~AMDGPU_PTE_EXECUTABLE;
383 *flags &= ~AMDGPU_PTE_PRT;
384}
385
386static void gmc_v6_0_set_fault_enable_default(struct amdgpu_device *adev,
387 bool value)
388{
389 u32 tmp;
390
391 tmp = RREG32(mmVM_CONTEXT1_CNTL);
392 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
393 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
394 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
395 DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
396 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
397 PDE0_PROTECTION_FAULT_ENABLE_DEFAULT, value);
398 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
399 VALID_PROTECTION_FAULT_ENABLE_DEFAULT, value);
400 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
401 READ_PROTECTION_FAULT_ENABLE_DEFAULT, value);
402 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
403 WRITE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
404 WREG32(mmVM_CONTEXT1_CNTL, tmp);
405}
406
407 /**
408 * gmc_v8_0_set_prt() - set PRT VM fault
409 *
410 * @adev: amdgpu_device pointer
411 * @enable: enable/disable VM fault handling for PRT
412 */
413static void gmc_v6_0_set_prt(struct amdgpu_device *adev, bool enable)
414{
415 u32 tmp;
416
417 if (enable && !adev->gmc.prt_warning) {
418 dev_warn(adev->dev, "Disabling VM faults because of PRT request!\n");
419 adev->gmc.prt_warning = true;
420 }
421
422 tmp = RREG32(mmVM_PRT_CNTL);
423 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
424 CB_DISABLE_FAULT_ON_UNMAPPED_ACCESS,
425 enable);
426 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
427 TC_DISABLE_FAULT_ON_UNMAPPED_ACCESS,
428 enable);
429 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
430 L2_CACHE_STORE_INVALID_ENTRIES,
431 enable);
432 tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,
433 L1_TLB_STORE_INVALID_ENTRIES,
434 enable);
435 WREG32(mmVM_PRT_CNTL, tmp);
436
437 if (enable) {
438 uint32_t low = AMDGPU_VA_RESERVED_BOTTOM >>
439 AMDGPU_GPU_PAGE_SHIFT;
440 uint32_t high = adev->vm_manager.max_pfn -
441 (AMDGPU_VA_RESERVED_TOP >> AMDGPU_GPU_PAGE_SHIFT);
442
443 WREG32(mmVM_PRT_APERTURE0_LOW_ADDR, low);
444 WREG32(mmVM_PRT_APERTURE1_LOW_ADDR, low);
445 WREG32(mmVM_PRT_APERTURE2_LOW_ADDR, low);
446 WREG32(mmVM_PRT_APERTURE3_LOW_ADDR, low);
447 WREG32(mmVM_PRT_APERTURE0_HIGH_ADDR, high);
448 WREG32(mmVM_PRT_APERTURE1_HIGH_ADDR, high);
449 WREG32(mmVM_PRT_APERTURE2_HIGH_ADDR, high);
450 WREG32(mmVM_PRT_APERTURE3_HIGH_ADDR, high);
451 } else {
452 WREG32(mmVM_PRT_APERTURE0_LOW_ADDR, 0xfffffff);
453 WREG32(mmVM_PRT_APERTURE1_LOW_ADDR, 0xfffffff);
454 WREG32(mmVM_PRT_APERTURE2_LOW_ADDR, 0xfffffff);
455 WREG32(mmVM_PRT_APERTURE3_LOW_ADDR, 0xfffffff);
456 WREG32(mmVM_PRT_APERTURE0_HIGH_ADDR, 0x0);
457 WREG32(mmVM_PRT_APERTURE1_HIGH_ADDR, 0x0);
458 WREG32(mmVM_PRT_APERTURE2_HIGH_ADDR, 0x0);
459 WREG32(mmVM_PRT_APERTURE3_HIGH_ADDR, 0x0);
460 }
461}
462
463static int gmc_v6_0_gart_enable(struct amdgpu_device *adev)
464{
465 uint64_t table_addr;
466 u32 field;
467 int i;
468
469 if (adev->gart.bo == NULL) {
470 dev_err(adev->dev, "No VRAM object for PCIE GART.\n");
471 return -EINVAL;
472 }
473 amdgpu_gtt_mgr_recover(&adev->mman.gtt_mgr);
474
475 table_addr = amdgpu_bo_gpu_offset(adev->gart.bo);
476
477 /* Setup TLB control */
478 WREG32(mmMC_VM_MX_L1_TLB_CNTL,
479 (0xA << 7) |
480 MC_VM_MX_L1_TLB_CNTL__ENABLE_L1_TLB_MASK |
481 MC_VM_MX_L1_TLB_CNTL__ENABLE_L1_FRAGMENT_PROCESSING_MASK |
482 MC_VM_MX_L1_TLB_CNTL__SYSTEM_ACCESS_MODE_MASK |
483 MC_VM_MX_L1_TLB_CNTL__ENABLE_ADVANCED_DRIVER_MODEL_MASK |
484 (0UL << MC_VM_MX_L1_TLB_CNTL__SYSTEM_APERTURE_UNMAPPED_ACCESS__SHIFT));
485 /* Setup L2 cache */
486 WREG32(mmVM_L2_CNTL,
487 VM_L2_CNTL__ENABLE_L2_CACHE_MASK |
488 VM_L2_CNTL__ENABLE_L2_FRAGMENT_PROCESSING_MASK |
489 VM_L2_CNTL__ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE_MASK |
490 VM_L2_CNTL__ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE_MASK |
491 (7UL << VM_L2_CNTL__EFFECTIVE_L2_QUEUE_SIZE__SHIFT) |
492 (1UL << VM_L2_CNTL__CONTEXT1_IDENTITY_ACCESS_MODE__SHIFT));
493 WREG32(mmVM_L2_CNTL2,
494 VM_L2_CNTL2__INVALIDATE_ALL_L1_TLBS_MASK |
495 VM_L2_CNTL2__INVALIDATE_L2_CACHE_MASK);
496
497 field = adev->vm_manager.fragment_size;
498 WREG32(mmVM_L2_CNTL3,
499 VM_L2_CNTL3__L2_CACHE_BIGK_ASSOCIATIVITY_MASK |
500 (field << VM_L2_CNTL3__BANK_SELECT__SHIFT) |
501 (field << VM_L2_CNTL3__L2_CACHE_BIGK_FRAGMENT_SIZE__SHIFT));
502 /* setup context0 */
503 WREG32(mmVM_CONTEXT0_PAGE_TABLE_START_ADDR, adev->gmc.gart_start >> 12);
504 WREG32(mmVM_CONTEXT0_PAGE_TABLE_END_ADDR, adev->gmc.gart_end >> 12);
505 WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR, table_addr >> 12);
506 WREG32(mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,
507 (u32)(adev->dummy_page_addr >> 12));
508 WREG32(mmVM_CONTEXT0_CNTL2, 0);
509 WREG32(mmVM_CONTEXT0_CNTL,
510 VM_CONTEXT0_CNTL__ENABLE_CONTEXT_MASK |
511 (0UL << VM_CONTEXT0_CNTL__PAGE_TABLE_DEPTH__SHIFT) |
512 VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK);
513
514 WREG32(0x575, 0);
515 WREG32(0x576, 0);
516 WREG32(0x577, 0);
517
518 /* empty context1-15 */
519 /* set vm size, must be a multiple of 4 */
520 WREG32(mmVM_CONTEXT1_PAGE_TABLE_START_ADDR, 0);
521 WREG32(mmVM_CONTEXT1_PAGE_TABLE_END_ADDR, adev->vm_manager.max_pfn - 1);
522 /* Assign the pt base to something valid for now; the pts used for
523 * the VMs are determined by the application and setup and assigned
524 * on the fly in the vm part of radeon_gart.c
525 */
526 for (i = 1; i < AMDGPU_NUM_VMID; i++) {
527 if (i < 8)
528 WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + i,
529 table_addr >> 12);
530 else
531 WREG32(mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR + i - 8,
532 table_addr >> 12);
533 }
534
535 /* enable context1-15 */
536 WREG32(mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR,
537 (u32)(adev->dummy_page_addr >> 12));
538 WREG32(mmVM_CONTEXT1_CNTL2, 4);
539 WREG32(mmVM_CONTEXT1_CNTL,
540 VM_CONTEXT1_CNTL__ENABLE_CONTEXT_MASK |
541 (1UL << VM_CONTEXT1_CNTL__PAGE_TABLE_DEPTH__SHIFT) |
542 ((adev->vm_manager.block_size - 9)
543 << VM_CONTEXT1_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT));
544 if (amdgpu_vm_fault_stop == AMDGPU_VM_FAULT_STOP_ALWAYS)
545 gmc_v6_0_set_fault_enable_default(adev, false);
546 else
547 gmc_v6_0_set_fault_enable_default(adev, true);
548
549 gmc_v6_0_flush_gpu_tlb(adev, 0, 0, 0);
550 dev_info(adev->dev, "PCIE GART of %uM enabled (table at 0x%016llX).\n",
551 (unsigned int)(adev->gmc.gart_size >> 20),
552 (unsigned long long)table_addr);
553 return 0;
554}
555
556static int gmc_v6_0_gart_init(struct amdgpu_device *adev)
557{
558 int r;
559
560 if (adev->gart.bo) {
561 dev_warn(adev->dev, "gmc_v6_0 PCIE GART already initialized\n");
562 return 0;
563 }
564 r = amdgpu_gart_init(adev);
565 if (r)
566 return r;
567 adev->gart.table_size = adev->gart.num_gpu_pages * 8;
568 adev->gart.gart_pte_flags = 0;
569 return amdgpu_gart_table_vram_alloc(adev);
570}
571
572static void gmc_v6_0_gart_disable(struct amdgpu_device *adev)
573{
574 /*unsigned i;
575
576 for (i = 1; i < 16; ++i) {
577 uint32_t reg;
578 if (i < 8)
579 reg = VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + i ;
580 else
581 reg = VM_CONTEXT8_PAGE_TABLE_BASE_ADDR + (i - 8);
582 adev->vm_manager.saved_table_addr[i] = RREG32(reg);
583 }*/
584
585 /* Disable all tables */
586 WREG32(mmVM_CONTEXT0_CNTL, 0);
587 WREG32(mmVM_CONTEXT1_CNTL, 0);
588 /* Setup TLB control */
589 WREG32(mmMC_VM_MX_L1_TLB_CNTL,
590 MC_VM_MX_L1_TLB_CNTL__SYSTEM_ACCESS_MODE_MASK |
591 (0UL << MC_VM_MX_L1_TLB_CNTL__SYSTEM_APERTURE_UNMAPPED_ACCESS__SHIFT));
592 /* Setup L2 cache */
593 WREG32(mmVM_L2_CNTL,
594 VM_L2_CNTL__ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE_MASK |
595 VM_L2_CNTL__ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE_MASK |
596 (7UL << VM_L2_CNTL__EFFECTIVE_L2_QUEUE_SIZE__SHIFT) |
597 (1UL << VM_L2_CNTL__CONTEXT1_IDENTITY_ACCESS_MODE__SHIFT));
598 WREG32(mmVM_L2_CNTL2, 0);
599 WREG32(mmVM_L2_CNTL3,
600 VM_L2_CNTL3__L2_CACHE_BIGK_ASSOCIATIVITY_MASK |
601 (0UL << VM_L2_CNTL3__L2_CACHE_BIGK_FRAGMENT_SIZE__SHIFT));
602}
603
604static void gmc_v6_0_vm_decode_fault(struct amdgpu_device *adev,
605 u32 status, u32 addr, u32 mc_client)
606{
607 u32 mc_id;
608 u32 vmid = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS, VMID);
609 u32 protections = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,
610 PROTECTIONS);
611 char block[5] = { mc_client >> 24, (mc_client >> 16) & 0xff,
612 (mc_client >> 8) & 0xff, mc_client & 0xff, 0 };
613
614 mc_id = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,
615 MEMORY_CLIENT_ID);
616
617 dev_err(adev->dev, "VM fault (0x%02x, vmid %d) at page %u, %s from '%s' (0x%08x) (%d)\n",
618 protections, vmid, addr,
619 REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,
620 MEMORY_CLIENT_RW) ?
621 "write" : "read", block, mc_client, mc_id);
622}
623
624/*
625static const u32 mc_cg_registers[] = {
626 MC_HUB_MISC_HUB_CG,
627 MC_HUB_MISC_SIP_CG,
628 MC_HUB_MISC_VM_CG,
629 MC_XPB_CLK_GAT,
630 ATC_MISC_CG,
631 MC_CITF_MISC_WR_CG,
632 MC_CITF_MISC_RD_CG,
633 MC_CITF_MISC_VM_CG,
634 VM_L2_CG,
635};
636
637static const u32 mc_cg_ls_en[] = {
638 MC_HUB_MISC_HUB_CG__MEM_LS_ENABLE_MASK,
639 MC_HUB_MISC_SIP_CG__MEM_LS_ENABLE_MASK,
640 MC_HUB_MISC_VM_CG__MEM_LS_ENABLE_MASK,
641 MC_XPB_CLK_GAT__MEM_LS_ENABLE_MASK,
642 ATC_MISC_CG__MEM_LS_ENABLE_MASK,
643 MC_CITF_MISC_WR_CG__MEM_LS_ENABLE_MASK,
644 MC_CITF_MISC_RD_CG__MEM_LS_ENABLE_MASK,
645 MC_CITF_MISC_VM_CG__MEM_LS_ENABLE_MASK,
646 VM_L2_CG__MEM_LS_ENABLE_MASK,
647};
648
649static const u32 mc_cg_en[] = {
650 MC_HUB_MISC_HUB_CG__ENABLE_MASK,
651 MC_HUB_MISC_SIP_CG__ENABLE_MASK,
652 MC_HUB_MISC_VM_CG__ENABLE_MASK,
653 MC_XPB_CLK_GAT__ENABLE_MASK,
654 ATC_MISC_CG__ENABLE_MASK,
655 MC_CITF_MISC_WR_CG__ENABLE_MASK,
656 MC_CITF_MISC_RD_CG__ENABLE_MASK,
657 MC_CITF_MISC_VM_CG__ENABLE_MASK,
658 VM_L2_CG__ENABLE_MASK,
659};
660
661static void gmc_v6_0_enable_mc_ls(struct amdgpu_device *adev,
662 bool enable)
663{
664 int i;
665 u32 orig, data;
666
667 for (i = 0; i < ARRAY_SIZE(mc_cg_registers); i++) {
668 orig = data = RREG32(mc_cg_registers[i]);
669 if (enable && (adev->cg_flags & AMDGPU_CG_SUPPORT_MC_LS))
670 data |= mc_cg_ls_en[i];
671 else
672 data &= ~mc_cg_ls_en[i];
673 if (data != orig)
674 WREG32(mc_cg_registers[i], data);
675 }
676}
677
678static void gmc_v6_0_enable_mc_mgcg(struct amdgpu_device *adev,
679 bool enable)
680{
681 int i;
682 u32 orig, data;
683
684 for (i = 0; i < ARRAY_SIZE(mc_cg_registers); i++) {
685 orig = data = RREG32(mc_cg_registers[i]);
686 if (enable && (adev->cg_flags & AMDGPU_CG_SUPPORT_MC_MGCG))
687 data |= mc_cg_en[i];
688 else
689 data &= ~mc_cg_en[i];
690 if (data != orig)
691 WREG32(mc_cg_registers[i], data);
692 }
693}
694
695static void gmc_v6_0_enable_bif_mgls(struct amdgpu_device *adev,
696 bool enable)
697{
698 u32 orig, data;
699
700 orig = data = RREG32_PCIE(ixPCIE_CNTL2);
701
702 if (enable && (adev->cg_flags & AMDGPU_CG_SUPPORT_BIF_LS)) {
703 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_LS_EN, 1);
704 data = REG_SET_FIELD(data, PCIE_CNTL2, MST_MEM_LS_EN, 1);
705 data = REG_SET_FIELD(data, PCIE_CNTL2, REPLAY_MEM_LS_EN, 1);
706 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_AGGRESSIVE_LS_EN, 1);
707 } else {
708 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_LS_EN, 0);
709 data = REG_SET_FIELD(data, PCIE_CNTL2, MST_MEM_LS_EN, 0);
710 data = REG_SET_FIELD(data, PCIE_CNTL2, REPLAY_MEM_LS_EN, 0);
711 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_AGGRESSIVE_LS_EN, 0);
712 }
713
714 if (orig != data)
715 WREG32_PCIE(ixPCIE_CNTL2, data);
716}
717
718static void gmc_v6_0_enable_hdp_mgcg(struct amdgpu_device *adev,
719 bool enable)
720{
721 u32 orig, data;
722
723 orig = data = RREG32(mmHDP_HOST_PATH_CNTL);
724
725 if (enable && (adev->cg_flags & AMDGPU_CG_SUPPORT_HDP_MGCG))
726 data = REG_SET_FIELD(data, HDP_HOST_PATH_CNTL, CLOCK_GATING_DIS, 0);
727 else
728 data = REG_SET_FIELD(data, HDP_HOST_PATH_CNTL, CLOCK_GATING_DIS, 1);
729
730 if (orig != data)
731 WREG32(mmHDP_HOST_PATH_CNTL, data);
732}
733
734static void gmc_v6_0_enable_hdp_ls(struct amdgpu_device *adev,
735 bool enable)
736{
737 u32 orig, data;
738
739 orig = data = RREG32(mmHDP_MEM_POWER_LS);
740
741 if (enable && (adev->cg_flags & AMDGPU_CG_SUPPORT_HDP_LS))
742 data = REG_SET_FIELD(data, HDP_MEM_POWER_LS, LS_ENABLE, 1);
743 else
744 data = REG_SET_FIELD(data, HDP_MEM_POWER_LS, LS_ENABLE, 0);
745
746 if (orig != data)
747 WREG32(mmHDP_MEM_POWER_LS, data);
748}
749*/
750
751static int gmc_v6_0_convert_vram_type(int mc_seq_vram_type)
752{
753 switch (mc_seq_vram_type) {
754 case MC_SEQ_MISC0__MT__GDDR1:
755 return AMDGPU_VRAM_TYPE_GDDR1;
756 case MC_SEQ_MISC0__MT__DDR2:
757 return AMDGPU_VRAM_TYPE_DDR2;
758 case MC_SEQ_MISC0__MT__GDDR3:
759 return AMDGPU_VRAM_TYPE_GDDR3;
760 case MC_SEQ_MISC0__MT__GDDR4:
761 return AMDGPU_VRAM_TYPE_GDDR4;
762 case MC_SEQ_MISC0__MT__GDDR5:
763 return AMDGPU_VRAM_TYPE_GDDR5;
764 case MC_SEQ_MISC0__MT__DDR3:
765 return AMDGPU_VRAM_TYPE_DDR3;
766 default:
767 return AMDGPU_VRAM_TYPE_UNKNOWN;
768 }
769}
770
771static int gmc_v6_0_early_init(void *handle)
772{
773 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
774
775 gmc_v6_0_set_gmc_funcs(adev);
776 gmc_v6_0_set_irq_funcs(adev);
777
778 return 0;
779}
780
781static int gmc_v6_0_late_init(void *handle)
782{
783 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
784
785 if (amdgpu_vm_fault_stop != AMDGPU_VM_FAULT_STOP_ALWAYS)
786 return amdgpu_irq_get(adev, &adev->gmc.vm_fault, 0);
787 else
788 return 0;
789}
790
791static unsigned int gmc_v6_0_get_vbios_fb_size(struct amdgpu_device *adev)
792{
793 u32 d1vga_control = RREG32(mmD1VGA_CONTROL);
794 unsigned int size;
795
796 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) {
797 size = AMDGPU_VBIOS_VGA_ALLOCATION;
798 } else {
799 u32 viewport = RREG32(mmVIEWPORT_SIZE);
800
801 size = (REG_GET_FIELD(viewport, VIEWPORT_SIZE, VIEWPORT_HEIGHT) *
802 REG_GET_FIELD(viewport, VIEWPORT_SIZE, VIEWPORT_WIDTH) *
803 4);
804 }
805 return size;
806}
807
808static int gmc_v6_0_sw_init(void *handle)
809{
810 int r;
811 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
812
813 set_bit(AMDGPU_GFXHUB(0), adev->vmhubs_mask);
814
815 if (adev->flags & AMD_IS_APU) {
816 adev->gmc.vram_type = AMDGPU_VRAM_TYPE_UNKNOWN;
817 } else {
818 u32 tmp = RREG32(mmMC_SEQ_MISC0);
819
820 tmp &= MC_SEQ_MISC0__MT__MASK;
821 adev->gmc.vram_type = gmc_v6_0_convert_vram_type(tmp);
822 }
823
824 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 146, &adev->gmc.vm_fault);
825 if (r)
826 return r;
827
828 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 147, &adev->gmc.vm_fault);
829 if (r)
830 return r;
831
832 amdgpu_vm_adjust_size(adev, 64, 9, 1, 40);
833
834 adev->gmc.mc_mask = 0xffffffffffULL;
835
836 r = dma_set_mask_and_coherent(adev->dev, DMA_BIT_MASK(40));
837 if (r) {
838 dev_warn(adev->dev, "No suitable DMA available.\n");
839 return r;
840 }
841 adev->need_swiotlb = drm_need_swiotlb(40);
842
843 r = gmc_v6_0_init_microcode(adev);
844 if (r) {
845 dev_err(adev->dev, "Failed to load mc firmware!\n");
846 return r;
847 }
848
849 r = gmc_v6_0_mc_init(adev);
850 if (r)
851 return r;
852
853 amdgpu_gmc_get_vbios_allocations(adev);
854
855 r = amdgpu_bo_init(adev);
856 if (r)
857 return r;
858
859 r = gmc_v6_0_gart_init(adev);
860 if (r)
861 return r;
862
863 /*
864 * number of VMs
865 * VMID 0 is reserved for System
866 * amdgpu graphics/compute will use VMIDs 1-7
867 * amdkfd will use VMIDs 8-15
868 */
869 adev->vm_manager.first_kfd_vmid = 8;
870 amdgpu_vm_manager_init(adev);
871
872 /* base offset of vram pages */
873 if (adev->flags & AMD_IS_APU) {
874 u64 tmp = RREG32(mmMC_VM_FB_OFFSET);
875
876 tmp <<= 22;
877 adev->vm_manager.vram_base_offset = tmp;
878 } else {
879 adev->vm_manager.vram_base_offset = 0;
880 }
881
882 return 0;
883}
884
885static int gmc_v6_0_sw_fini(void *handle)
886{
887 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
888
889 amdgpu_gem_force_release(adev);
890 amdgpu_vm_manager_fini(adev);
891 amdgpu_gart_table_vram_free(adev);
892 amdgpu_bo_fini(adev);
893 amdgpu_ucode_release(&adev->gmc.fw);
894
895 return 0;
896}
897
898static int gmc_v6_0_hw_init(void *handle)
899{
900 int r;
901 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
902
903 gmc_v6_0_mc_program(adev);
904
905 if (!(adev->flags & AMD_IS_APU)) {
906 r = gmc_v6_0_mc_load_microcode(adev);
907 if (r) {
908 dev_err(adev->dev, "Failed to load MC firmware!\n");
909 return r;
910 }
911 }
912
913 r = gmc_v6_0_gart_enable(adev);
914 if (r)
915 return r;
916
917 if (amdgpu_emu_mode == 1)
918 return amdgpu_gmc_vram_checking(adev);
919
920 return 0;
921}
922
923static int gmc_v6_0_hw_fini(void *handle)
924{
925 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
926
927 amdgpu_irq_put(adev, &adev->gmc.vm_fault, 0);
928 gmc_v6_0_gart_disable(adev);
929
930 return 0;
931}
932
933static int gmc_v6_0_suspend(void *handle)
934{
935 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
936
937 gmc_v6_0_hw_fini(adev);
938
939 return 0;
940}
941
942static int gmc_v6_0_resume(void *handle)
943{
944 int r;
945 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
946
947 r = gmc_v6_0_hw_init(adev);
948 if (r)
949 return r;
950
951 amdgpu_vmid_reset_all(adev);
952
953 return 0;
954}
955
956static bool gmc_v6_0_is_idle(void *handle)
957{
958 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
959 u32 tmp = RREG32(mmSRBM_STATUS);
960
961 if (tmp & (SRBM_STATUS__MCB_BUSY_MASK | SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK |
962 SRBM_STATUS__MCC_BUSY_MASK | SRBM_STATUS__MCD_BUSY_MASK | SRBM_STATUS__VMC_BUSY_MASK))
963 return false;
964
965 return true;
966}
967
968static int gmc_v6_0_wait_for_idle(void *handle)
969{
970 unsigned int i;
971 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
972
973 for (i = 0; i < adev->usec_timeout; i++) {
974 if (gmc_v6_0_is_idle(handle))
975 return 0;
976 udelay(1);
977 }
978 return -ETIMEDOUT;
979
980}
981
982static int gmc_v6_0_soft_reset(void *handle)
983{
984 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
985 u32 srbm_soft_reset = 0;
986 u32 tmp = RREG32(mmSRBM_STATUS);
987
988 if (tmp & SRBM_STATUS__VMC_BUSY_MASK)
989 srbm_soft_reset = REG_SET_FIELD(srbm_soft_reset,
990 SRBM_SOFT_RESET, SOFT_RESET_VMC, 1);
991
992 if (tmp & (SRBM_STATUS__MCB_BUSY_MASK | SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK |
993 SRBM_STATUS__MCC_BUSY_MASK | SRBM_STATUS__MCD_BUSY_MASK)) {
994 if (!(adev->flags & AMD_IS_APU))
995 srbm_soft_reset = REG_SET_FIELD(srbm_soft_reset,
996 SRBM_SOFT_RESET, SOFT_RESET_MC, 1);
997 }
998
999 if (srbm_soft_reset) {
1000 gmc_v6_0_mc_stop(adev);
1001 if (gmc_v6_0_wait_for_idle(adev))
1002 dev_warn(adev->dev, "Wait for GMC idle timed out !\n");
1003
1004 tmp = RREG32(mmSRBM_SOFT_RESET);
1005 tmp |= srbm_soft_reset;
1006 dev_info(adev->dev, "SRBM_SOFT_RESET=0x%08X\n", tmp);
1007 WREG32(mmSRBM_SOFT_RESET, tmp);
1008 tmp = RREG32(mmSRBM_SOFT_RESET);
1009
1010 udelay(50);
1011
1012 tmp &= ~srbm_soft_reset;
1013 WREG32(mmSRBM_SOFT_RESET, tmp);
1014 tmp = RREG32(mmSRBM_SOFT_RESET);
1015
1016 udelay(50);
1017
1018 gmc_v6_0_mc_resume(adev);
1019 udelay(50);
1020 }
1021
1022 return 0;
1023}
1024
1025static int gmc_v6_0_vm_fault_interrupt_state(struct amdgpu_device *adev,
1026 struct amdgpu_irq_src *src,
1027 unsigned int type,
1028 enum amdgpu_interrupt_state state)
1029{
1030 u32 tmp;
1031 u32 bits = (VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1032 VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1033 VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1034 VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1035 VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1036 VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK);
1037
1038 switch (state) {
1039 case AMDGPU_IRQ_STATE_DISABLE:
1040 tmp = RREG32(mmVM_CONTEXT0_CNTL);
1041 tmp &= ~bits;
1042 WREG32(mmVM_CONTEXT0_CNTL, tmp);
1043 tmp = RREG32(mmVM_CONTEXT1_CNTL);
1044 tmp &= ~bits;
1045 WREG32(mmVM_CONTEXT1_CNTL, tmp);
1046 break;
1047 case AMDGPU_IRQ_STATE_ENABLE:
1048 tmp = RREG32(mmVM_CONTEXT0_CNTL);
1049 tmp |= bits;
1050 WREG32(mmVM_CONTEXT0_CNTL, tmp);
1051 tmp = RREG32(mmVM_CONTEXT1_CNTL);
1052 tmp |= bits;
1053 WREG32(mmVM_CONTEXT1_CNTL, tmp);
1054 break;
1055 default:
1056 break;
1057 }
1058
1059 return 0;
1060}
1061
1062static int gmc_v6_0_process_interrupt(struct amdgpu_device *adev,
1063 struct amdgpu_irq_src *source,
1064 struct amdgpu_iv_entry *entry)
1065{
1066 u32 addr, status;
1067
1068 addr = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_ADDR);
1069 status = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_STATUS);
1070 WREG32_P(mmVM_CONTEXT1_CNTL2, 1, ~1);
1071
1072 if (!addr && !status)
1073 return 0;
1074
1075 if (amdgpu_vm_fault_stop == AMDGPU_VM_FAULT_STOP_FIRST)
1076 gmc_v6_0_set_fault_enable_default(adev, false);
1077
1078 if (printk_ratelimit()) {
1079 dev_err(adev->dev, "GPU fault detected: %d 0x%08x\n",
1080 entry->src_id, entry->src_data[0]);
1081 dev_err(adev->dev, " VM_CONTEXT1_PROTECTION_FAULT_ADDR 0x%08X\n",
1082 addr);
1083 dev_err(adev->dev, " VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n",
1084 status);
1085 gmc_v6_0_vm_decode_fault(adev, status, addr, 0);
1086 }
1087
1088 return 0;
1089}
1090
1091static int gmc_v6_0_set_clockgating_state(void *handle,
1092 enum amd_clockgating_state state)
1093{
1094 return 0;
1095}
1096
1097static int gmc_v6_0_set_powergating_state(void *handle,
1098 enum amd_powergating_state state)
1099{
1100 return 0;
1101}
1102
1103static const struct amd_ip_funcs gmc_v6_0_ip_funcs = {
1104 .name = "gmc_v6_0",
1105 .early_init = gmc_v6_0_early_init,
1106 .late_init = gmc_v6_0_late_init,
1107 .sw_init = gmc_v6_0_sw_init,
1108 .sw_fini = gmc_v6_0_sw_fini,
1109 .hw_init = gmc_v6_0_hw_init,
1110 .hw_fini = gmc_v6_0_hw_fini,
1111 .suspend = gmc_v6_0_suspend,
1112 .resume = gmc_v6_0_resume,
1113 .is_idle = gmc_v6_0_is_idle,
1114 .wait_for_idle = gmc_v6_0_wait_for_idle,
1115 .soft_reset = gmc_v6_0_soft_reset,
1116 .set_clockgating_state = gmc_v6_0_set_clockgating_state,
1117 .set_powergating_state = gmc_v6_0_set_powergating_state,
1118};
1119
1120static const struct amdgpu_gmc_funcs gmc_v6_0_gmc_funcs = {
1121 .flush_gpu_tlb = gmc_v6_0_flush_gpu_tlb,
1122 .emit_flush_gpu_tlb = gmc_v6_0_emit_flush_gpu_tlb,
1123 .set_prt = gmc_v6_0_set_prt,
1124 .get_vm_pde = gmc_v6_0_get_vm_pde,
1125 .get_vm_pte = gmc_v6_0_get_vm_pte,
1126 .get_vbios_fb_size = gmc_v6_0_get_vbios_fb_size,
1127};
1128
1129static const struct amdgpu_irq_src_funcs gmc_v6_0_irq_funcs = {
1130 .set = gmc_v6_0_vm_fault_interrupt_state,
1131 .process = gmc_v6_0_process_interrupt,
1132};
1133
1134static void gmc_v6_0_set_gmc_funcs(struct amdgpu_device *adev)
1135{
1136 adev->gmc.gmc_funcs = &gmc_v6_0_gmc_funcs;
1137}
1138
1139static void gmc_v6_0_set_irq_funcs(struct amdgpu_device *adev)
1140{
1141 adev->gmc.vm_fault.num_types = 1;
1142 adev->gmc.vm_fault.funcs = &gmc_v6_0_irq_funcs;
1143}
1144
1145const struct amdgpu_ip_block_version gmc_v6_0_ip_block = {
1146 .type = AMD_IP_BLOCK_TYPE_GMC,
1147 .major = 6,
1148 .minor = 0,
1149 .rev = 0,
1150 .funcs = &gmc_v6_0_ip_funcs,
1151};
1/*
2 * Copyright 2014 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23#include <linux/firmware.h>
24#include "drmP.h"
25#include "amdgpu.h"
26#include "gmc_v6_0.h"
27#include "amdgpu_ucode.h"
28
29#include "bif/bif_3_0_d.h"
30#include "bif/bif_3_0_sh_mask.h"
31#include "oss/oss_1_0_d.h"
32#include "oss/oss_1_0_sh_mask.h"
33#include "gmc/gmc_6_0_d.h"
34#include "gmc/gmc_6_0_sh_mask.h"
35#include "dce/dce_6_0_d.h"
36#include "dce/dce_6_0_sh_mask.h"
37#include "si_enums.h"
38
39static void gmc_v6_0_set_gart_funcs(struct amdgpu_device *adev);
40static void gmc_v6_0_set_irq_funcs(struct amdgpu_device *adev);
41static int gmc_v6_0_wait_for_idle(void *handle);
42
43MODULE_FIRMWARE("radeon/tahiti_mc.bin");
44MODULE_FIRMWARE("radeon/pitcairn_mc.bin");
45MODULE_FIRMWARE("radeon/verde_mc.bin");
46MODULE_FIRMWARE("radeon/oland_mc.bin");
47MODULE_FIRMWARE("radeon/si58_mc.bin");
48
49#define MC_SEQ_MISC0__MT__MASK 0xf0000000
50#define MC_SEQ_MISC0__MT__GDDR1 0x10000000
51#define MC_SEQ_MISC0__MT__DDR2 0x20000000
52#define MC_SEQ_MISC0__MT__GDDR3 0x30000000
53#define MC_SEQ_MISC0__MT__GDDR4 0x40000000
54#define MC_SEQ_MISC0__MT__GDDR5 0x50000000
55#define MC_SEQ_MISC0__MT__HBM 0x60000000
56#define MC_SEQ_MISC0__MT__DDR3 0xB0000000
57
58
59static const u32 crtc_offsets[6] =
60{
61 SI_CRTC0_REGISTER_OFFSET,
62 SI_CRTC1_REGISTER_OFFSET,
63 SI_CRTC2_REGISTER_OFFSET,
64 SI_CRTC3_REGISTER_OFFSET,
65 SI_CRTC4_REGISTER_OFFSET,
66 SI_CRTC5_REGISTER_OFFSET
67};
68
69static void gmc_v6_0_mc_stop(struct amdgpu_device *adev,
70 struct amdgpu_mode_mc_save *save)
71{
72 u32 blackout;
73
74 if (adev->mode_info.num_crtc)
75 amdgpu_display_stop_mc_access(adev, save);
76
77 gmc_v6_0_wait_for_idle((void *)adev);
78
79 blackout = RREG32(mmMC_SHARED_BLACKOUT_CNTL);
80 if (REG_GET_FIELD(blackout, MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE) != 1) {
81 /* Block CPU access */
82 WREG32(mmBIF_FB_EN, 0);
83 /* blackout the MC */
84 blackout = REG_SET_FIELD(blackout,
85 MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE, 0);
86 WREG32(mmMC_SHARED_BLACKOUT_CNTL, blackout | 1);
87 }
88 /* wait for the MC to settle */
89 udelay(100);
90
91}
92
93static void gmc_v6_0_mc_resume(struct amdgpu_device *adev,
94 struct amdgpu_mode_mc_save *save)
95{
96 u32 tmp;
97
98 /* unblackout the MC */
99 tmp = RREG32(mmMC_SHARED_BLACKOUT_CNTL);
100 tmp = REG_SET_FIELD(tmp, MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE, 0);
101 WREG32(mmMC_SHARED_BLACKOUT_CNTL, tmp);
102 /* allow CPU access */
103 tmp = REG_SET_FIELD(0, BIF_FB_EN, FB_READ_EN, 1);
104 tmp = REG_SET_FIELD(tmp, BIF_FB_EN, FB_WRITE_EN, 1);
105 WREG32(mmBIF_FB_EN, tmp);
106
107 if (adev->mode_info.num_crtc)
108 amdgpu_display_resume_mc_access(adev, save);
109
110}
111
112static int gmc_v6_0_init_microcode(struct amdgpu_device *adev)
113{
114 const char *chip_name;
115 char fw_name[30];
116 int err;
117 bool is_58_fw = false;
118
119 DRM_DEBUG("\n");
120
121 switch (adev->asic_type) {
122 case CHIP_TAHITI:
123 chip_name = "tahiti";
124 break;
125 case CHIP_PITCAIRN:
126 chip_name = "pitcairn";
127 break;
128 case CHIP_VERDE:
129 chip_name = "verde";
130 break;
131 case CHIP_OLAND:
132 chip_name = "oland";
133 break;
134 case CHIP_HAINAN:
135 chip_name = "hainan";
136 break;
137 default: BUG();
138 }
139
140 /* this memory configuration requires special firmware */
141 if (((RREG32(mmMC_SEQ_MISC0) & 0xff000000) >> 24) == 0x58)
142 is_58_fw = true;
143
144 if (is_58_fw)
145 snprintf(fw_name, sizeof(fw_name), "radeon/si58_mc.bin");
146 else
147 snprintf(fw_name, sizeof(fw_name), "radeon/%s_mc.bin", chip_name);
148 err = request_firmware(&adev->mc.fw, fw_name, adev->dev);
149 if (err)
150 goto out;
151
152 err = amdgpu_ucode_validate(adev->mc.fw);
153
154out:
155 if (err) {
156 dev_err(adev->dev,
157 "si_mc: Failed to load firmware \"%s\"\n",
158 fw_name);
159 release_firmware(adev->mc.fw);
160 adev->mc.fw = NULL;
161 }
162 return err;
163}
164
165static int gmc_v6_0_mc_load_microcode(struct amdgpu_device *adev)
166{
167 const __le32 *new_fw_data = NULL;
168 u32 running;
169 const __le32 *new_io_mc_regs = NULL;
170 int i, regs_size, ucode_size;
171 const struct mc_firmware_header_v1_0 *hdr;
172
173 if (!adev->mc.fw)
174 return -EINVAL;
175
176 hdr = (const struct mc_firmware_header_v1_0 *)adev->mc.fw->data;
177
178 amdgpu_ucode_print_mc_hdr(&hdr->header);
179
180 adev->mc.fw_version = le32_to_cpu(hdr->header.ucode_version);
181 regs_size = le32_to_cpu(hdr->io_debug_size_bytes) / (4 * 2);
182 new_io_mc_regs = (const __le32 *)
183 (adev->mc.fw->data + le32_to_cpu(hdr->io_debug_array_offset_bytes));
184 ucode_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4;
185 new_fw_data = (const __le32 *)
186 (adev->mc.fw->data + le32_to_cpu(hdr->header.ucode_array_offset_bytes));
187
188 running = RREG32(mmMC_SEQ_SUP_CNTL) & MC_SEQ_SUP_CNTL__RUN_MASK;
189
190 if (running == 0) {
191
192 /* reset the engine and set to writable */
193 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000008);
194 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000010);
195
196 /* load mc io regs */
197 for (i = 0; i < regs_size; i++) {
198 WREG32(mmMC_SEQ_IO_DEBUG_INDEX, le32_to_cpup(new_io_mc_regs++));
199 WREG32(mmMC_SEQ_IO_DEBUG_DATA, le32_to_cpup(new_io_mc_regs++));
200 }
201 /* load the MC ucode */
202 for (i = 0; i < ucode_size; i++) {
203 WREG32(mmMC_SEQ_SUP_PGM, le32_to_cpup(new_fw_data++));
204 }
205
206 /* put the engine back into the active state */
207 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000008);
208 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000004);
209 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000001);
210
211 /* wait for training to complete */
212 for (i = 0; i < adev->usec_timeout; i++) {
213 if (RREG32(mmMC_SEQ_TRAIN_WAKEUP_CNTL) & MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D0_MASK)
214 break;
215 udelay(1);
216 }
217 for (i = 0; i < adev->usec_timeout; i++) {
218 if (RREG32(mmMC_SEQ_TRAIN_WAKEUP_CNTL) & MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D1_MASK)
219 break;
220 udelay(1);
221 }
222
223 }
224
225 return 0;
226}
227
228static void gmc_v6_0_vram_gtt_location(struct amdgpu_device *adev,
229 struct amdgpu_mc *mc)
230{
231 if (mc->mc_vram_size > 0xFFC0000000ULL) {
232 dev_warn(adev->dev, "limiting VRAM\n");
233 mc->real_vram_size = 0xFFC0000000ULL;
234 mc->mc_vram_size = 0xFFC0000000ULL;
235 }
236 amdgpu_vram_location(adev, &adev->mc, 0);
237 adev->mc.gtt_base_align = 0;
238 amdgpu_gtt_location(adev, mc);
239}
240
241static void gmc_v6_0_mc_program(struct amdgpu_device *adev)
242{
243 struct amdgpu_mode_mc_save save;
244 u32 tmp;
245 int i, j;
246
247 /* Initialize HDP */
248 for (i = 0, j = 0; i < 32; i++, j += 0x6) {
249 WREG32((0xb05 + j), 0x00000000);
250 WREG32((0xb06 + j), 0x00000000);
251 WREG32((0xb07 + j), 0x00000000);
252 WREG32((0xb08 + j), 0x00000000);
253 WREG32((0xb09 + j), 0x00000000);
254 }
255 WREG32(mmHDP_REG_COHERENCY_FLUSH_CNTL, 0);
256
257 if (adev->mode_info.num_crtc)
258 amdgpu_display_set_vga_render_state(adev, false);
259
260 gmc_v6_0_mc_stop(adev, &save);
261
262 if (gmc_v6_0_wait_for_idle((void *)adev)) {
263 dev_warn(adev->dev, "Wait for MC idle timedout !\n");
264 }
265
266 WREG32(mmVGA_HDP_CONTROL, VGA_HDP_CONTROL__VGA_MEMORY_DISABLE_MASK);
267 /* Update configuration */
268 WREG32(mmMC_VM_SYSTEM_APERTURE_LOW_ADDR,
269 adev->mc.vram_start >> 12);
270 WREG32(mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR,
271 adev->mc.vram_end >> 12);
272 WREG32(mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR,
273 adev->vram_scratch.gpu_addr >> 12);
274 tmp = ((adev->mc.vram_end >> 24) & 0xFFFF) << 16;
275 tmp |= ((adev->mc.vram_start >> 24) & 0xFFFF);
276 WREG32(mmMC_VM_FB_LOCATION, tmp);
277 /* XXX double check these! */
278 WREG32(mmHDP_NONSURFACE_BASE, (adev->mc.vram_start >> 8));
279 WREG32(mmHDP_NONSURFACE_INFO, (2 << 7) | (1 << 30));
280 WREG32(mmHDP_NONSURFACE_SIZE, 0x3FFFFFFF);
281 WREG32(mmMC_VM_AGP_BASE, 0);
282 WREG32(mmMC_VM_AGP_TOP, 0x0FFFFFFF);
283 WREG32(mmMC_VM_AGP_BOT, 0x0FFFFFFF);
284
285 if (gmc_v6_0_wait_for_idle((void *)adev)) {
286 dev_warn(adev->dev, "Wait for MC idle timedout !\n");
287 }
288 gmc_v6_0_mc_resume(adev, &save);
289}
290
291static int gmc_v6_0_mc_init(struct amdgpu_device *adev)
292{
293
294 u32 tmp;
295 int chansize, numchan;
296
297 tmp = RREG32(mmMC_ARB_RAMCFG);
298 if (tmp & (1 << 11)) {
299 chansize = 16;
300 } else if (tmp & MC_ARB_RAMCFG__CHANSIZE_MASK) {
301 chansize = 64;
302 } else {
303 chansize = 32;
304 }
305 tmp = RREG32(mmMC_SHARED_CHMAP);
306 switch ((tmp & MC_SHARED_CHMAP__NOOFCHAN_MASK) >> MC_SHARED_CHMAP__NOOFCHAN__SHIFT) {
307 case 0:
308 default:
309 numchan = 1;
310 break;
311 case 1:
312 numchan = 2;
313 break;
314 case 2:
315 numchan = 4;
316 break;
317 case 3:
318 numchan = 8;
319 break;
320 case 4:
321 numchan = 3;
322 break;
323 case 5:
324 numchan = 6;
325 break;
326 case 6:
327 numchan = 10;
328 break;
329 case 7:
330 numchan = 12;
331 break;
332 case 8:
333 numchan = 16;
334 break;
335 }
336 adev->mc.vram_width = numchan * chansize;
337 /* Could aper size report 0 ? */
338 adev->mc.aper_base = pci_resource_start(adev->pdev, 0);
339 adev->mc.aper_size = pci_resource_len(adev->pdev, 0);
340 /* size in MB on si */
341 adev->mc.mc_vram_size = RREG32(mmCONFIG_MEMSIZE) * 1024ULL * 1024ULL;
342 adev->mc.real_vram_size = RREG32(mmCONFIG_MEMSIZE) * 1024ULL * 1024ULL;
343 adev->mc.visible_vram_size = adev->mc.aper_size;
344
345 /* unless the user had overridden it, set the gart
346 * size equal to the 1024 or vram, whichever is larger.
347 */
348 if (amdgpu_gart_size == -1)
349 adev->mc.gtt_size = max((1024ULL << 20), adev->mc.mc_vram_size);
350 else
351 adev->mc.gtt_size = (uint64_t)amdgpu_gart_size << 20;
352
353 gmc_v6_0_vram_gtt_location(adev, &adev->mc);
354
355 return 0;
356}
357
358static void gmc_v6_0_gart_flush_gpu_tlb(struct amdgpu_device *adev,
359 uint32_t vmid)
360{
361 WREG32(mmHDP_MEM_COHERENCY_FLUSH_CNTL, 0);
362
363 WREG32(mmVM_INVALIDATE_REQUEST, 1 << vmid);
364}
365
366static int gmc_v6_0_gart_set_pte_pde(struct amdgpu_device *adev,
367 void *cpu_pt_addr,
368 uint32_t gpu_page_idx,
369 uint64_t addr,
370 uint32_t flags)
371{
372 void __iomem *ptr = (void *)cpu_pt_addr;
373 uint64_t value;
374
375 value = addr & 0xFFFFFFFFFFFFF000ULL;
376 value |= flags;
377 writeq(value, ptr + (gpu_page_idx * 8));
378
379 return 0;
380}
381
382static void gmc_v6_0_set_fault_enable_default(struct amdgpu_device *adev,
383 bool value)
384{
385 u32 tmp;
386
387 tmp = RREG32(mmVM_CONTEXT1_CNTL);
388 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
389 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
390 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
391 DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
392 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
393 PDE0_PROTECTION_FAULT_ENABLE_DEFAULT, value);
394 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
395 VALID_PROTECTION_FAULT_ENABLE_DEFAULT, value);
396 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
397 READ_PROTECTION_FAULT_ENABLE_DEFAULT, value);
398 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
399 WRITE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
400 WREG32(mmVM_CONTEXT1_CNTL, tmp);
401}
402
403static int gmc_v6_0_gart_enable(struct amdgpu_device *adev)
404{
405 int r, i;
406
407 if (adev->gart.robj == NULL) {
408 dev_err(adev->dev, "No VRAM object for PCIE GART.\n");
409 return -EINVAL;
410 }
411 r = amdgpu_gart_table_vram_pin(adev);
412 if (r)
413 return r;
414 /* Setup TLB control */
415 WREG32(mmMC_VM_MX_L1_TLB_CNTL,
416 (0xA << 7) |
417 MC_VM_MX_L1_TLB_CNTL__ENABLE_L1_TLB_MASK |
418 MC_VM_MX_L1_TLB_CNTL__ENABLE_L1_FRAGMENT_PROCESSING_MASK |
419 MC_VM_MX_L1_TLB_CNTL__SYSTEM_ACCESS_MODE_MASK |
420 MC_VM_MX_L1_TLB_CNTL__ENABLE_ADVANCED_DRIVER_MODEL_MASK |
421 (0UL << MC_VM_MX_L1_TLB_CNTL__SYSTEM_APERTURE_UNMAPPED_ACCESS__SHIFT));
422 /* Setup L2 cache */
423 WREG32(mmVM_L2_CNTL,
424 VM_L2_CNTL__ENABLE_L2_CACHE_MASK |
425 VM_L2_CNTL__ENABLE_L2_FRAGMENT_PROCESSING_MASK |
426 VM_L2_CNTL__ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE_MASK |
427 VM_L2_CNTL__ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE_MASK |
428 (7UL << VM_L2_CNTL__EFFECTIVE_L2_QUEUE_SIZE__SHIFT) |
429 (1UL << VM_L2_CNTL__CONTEXT1_IDENTITY_ACCESS_MODE__SHIFT));
430 WREG32(mmVM_L2_CNTL2,
431 VM_L2_CNTL2__INVALIDATE_ALL_L1_TLBS_MASK |
432 VM_L2_CNTL2__INVALIDATE_L2_CACHE_MASK);
433 WREG32(mmVM_L2_CNTL3,
434 VM_L2_CNTL3__L2_CACHE_BIGK_ASSOCIATIVITY_MASK |
435 (4UL << VM_L2_CNTL3__BANK_SELECT__SHIFT) |
436 (4UL << VM_L2_CNTL3__L2_CACHE_BIGK_FRAGMENT_SIZE__SHIFT));
437 /* setup context0 */
438 WREG32(mmVM_CONTEXT0_PAGE_TABLE_START_ADDR, adev->mc.gtt_start >> 12);
439 WREG32(mmVM_CONTEXT0_PAGE_TABLE_END_ADDR, adev->mc.gtt_end >> 12);
440 WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR, adev->gart.table_addr >> 12);
441 WREG32(mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,
442 (u32)(adev->dummy_page.addr >> 12));
443 WREG32(mmVM_CONTEXT0_CNTL2, 0);
444 WREG32(mmVM_CONTEXT0_CNTL,
445 VM_CONTEXT0_CNTL__ENABLE_CONTEXT_MASK |
446 (0UL << VM_CONTEXT0_CNTL__PAGE_TABLE_DEPTH__SHIFT) |
447 VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK);
448
449 WREG32(0x575, 0);
450 WREG32(0x576, 0);
451 WREG32(0x577, 0);
452
453 /* empty context1-15 */
454 /* set vm size, must be a multiple of 4 */
455 WREG32(mmVM_CONTEXT1_PAGE_TABLE_START_ADDR, 0);
456 WREG32(mmVM_CONTEXT1_PAGE_TABLE_END_ADDR, adev->vm_manager.max_pfn - 1);
457 /* Assign the pt base to something valid for now; the pts used for
458 * the VMs are determined by the application and setup and assigned
459 * on the fly in the vm part of radeon_gart.c
460 */
461 for (i = 1; i < 16; i++) {
462 if (i < 8)
463 WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + i,
464 adev->gart.table_addr >> 12);
465 else
466 WREG32(mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR + i - 8,
467 adev->gart.table_addr >> 12);
468 }
469
470 /* enable context1-15 */
471 WREG32(mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR,
472 (u32)(adev->dummy_page.addr >> 12));
473 WREG32(mmVM_CONTEXT1_CNTL2, 4);
474 WREG32(mmVM_CONTEXT1_CNTL,
475 VM_CONTEXT1_CNTL__ENABLE_CONTEXT_MASK |
476 (1UL << VM_CONTEXT1_CNTL__PAGE_TABLE_DEPTH__SHIFT) |
477 ((amdgpu_vm_block_size - 9) << VM_CONTEXT1_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT));
478 if (amdgpu_vm_fault_stop == AMDGPU_VM_FAULT_STOP_ALWAYS)
479 gmc_v6_0_set_fault_enable_default(adev, false);
480 else
481 gmc_v6_0_set_fault_enable_default(adev, true);
482
483 gmc_v6_0_gart_flush_gpu_tlb(adev, 0);
484 dev_info(adev->dev, "PCIE GART of %uM enabled (table at 0x%016llX).\n",
485 (unsigned)(adev->mc.gtt_size >> 20),
486 (unsigned long long)adev->gart.table_addr);
487 adev->gart.ready = true;
488 return 0;
489}
490
491static int gmc_v6_0_gart_init(struct amdgpu_device *adev)
492{
493 int r;
494
495 if (adev->gart.robj) {
496 dev_warn(adev->dev, "gmc_v6_0 PCIE GART already initialized\n");
497 return 0;
498 }
499 r = amdgpu_gart_init(adev);
500 if (r)
501 return r;
502 adev->gart.table_size = adev->gart.num_gpu_pages * 8;
503 return amdgpu_gart_table_vram_alloc(adev);
504}
505
506static void gmc_v6_0_gart_disable(struct amdgpu_device *adev)
507{
508 /*unsigned i;
509
510 for (i = 1; i < 16; ++i) {
511 uint32_t reg;
512 if (i < 8)
513 reg = VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + i ;
514 else
515 reg = VM_CONTEXT8_PAGE_TABLE_BASE_ADDR + (i - 8);
516 adev->vm_manager.saved_table_addr[i] = RREG32(reg);
517 }*/
518
519 /* Disable all tables */
520 WREG32(mmVM_CONTEXT0_CNTL, 0);
521 WREG32(mmVM_CONTEXT1_CNTL, 0);
522 /* Setup TLB control */
523 WREG32(mmMC_VM_MX_L1_TLB_CNTL,
524 MC_VM_MX_L1_TLB_CNTL__SYSTEM_ACCESS_MODE_MASK |
525 (0UL << MC_VM_MX_L1_TLB_CNTL__SYSTEM_APERTURE_UNMAPPED_ACCESS__SHIFT));
526 /* Setup L2 cache */
527 WREG32(mmVM_L2_CNTL,
528 VM_L2_CNTL__ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE_MASK |
529 VM_L2_CNTL__ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE_MASK |
530 (7UL << VM_L2_CNTL__EFFECTIVE_L2_QUEUE_SIZE__SHIFT) |
531 (1UL << VM_L2_CNTL__CONTEXT1_IDENTITY_ACCESS_MODE__SHIFT));
532 WREG32(mmVM_L2_CNTL2, 0);
533 WREG32(mmVM_L2_CNTL3,
534 VM_L2_CNTL3__L2_CACHE_BIGK_ASSOCIATIVITY_MASK |
535 (0UL << VM_L2_CNTL3__L2_CACHE_BIGK_FRAGMENT_SIZE__SHIFT));
536 amdgpu_gart_table_vram_unpin(adev);
537}
538
539static void gmc_v6_0_gart_fini(struct amdgpu_device *adev)
540{
541 amdgpu_gart_table_vram_free(adev);
542 amdgpu_gart_fini(adev);
543}
544
545static int gmc_v6_0_vm_init(struct amdgpu_device *adev)
546{
547 /*
548 * number of VMs
549 * VMID 0 is reserved for System
550 * amdgpu graphics/compute will use VMIDs 1-7
551 * amdkfd will use VMIDs 8-15
552 */
553 adev->vm_manager.num_ids = AMDGPU_NUM_OF_VMIDS;
554 amdgpu_vm_manager_init(adev);
555
556 /* base offset of vram pages */
557 if (adev->flags & AMD_IS_APU) {
558 u64 tmp = RREG32(mmMC_VM_FB_OFFSET);
559 tmp <<= 22;
560 adev->vm_manager.vram_base_offset = tmp;
561 } else
562 adev->vm_manager.vram_base_offset = 0;
563
564 return 0;
565}
566
567static void gmc_v6_0_vm_fini(struct amdgpu_device *adev)
568{
569}
570
571static void gmc_v6_0_vm_decode_fault(struct amdgpu_device *adev,
572 u32 status, u32 addr, u32 mc_client)
573{
574 u32 mc_id;
575 u32 vmid = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS, VMID);
576 u32 protections = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,
577 PROTECTIONS);
578 char block[5] = { mc_client >> 24, (mc_client >> 16) & 0xff,
579 (mc_client >> 8) & 0xff, mc_client & 0xff, 0 };
580
581 mc_id = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,
582 MEMORY_CLIENT_ID);
583
584 dev_err(adev->dev, "VM fault (0x%02x, vmid %d) at page %u, %s from '%s' (0x%08x) (%d)\n",
585 protections, vmid, addr,
586 REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,
587 MEMORY_CLIENT_RW) ?
588 "write" : "read", block, mc_client, mc_id);
589}
590
591/*
592static const u32 mc_cg_registers[] = {
593 MC_HUB_MISC_HUB_CG,
594 MC_HUB_MISC_SIP_CG,
595 MC_HUB_MISC_VM_CG,
596 MC_XPB_CLK_GAT,
597 ATC_MISC_CG,
598 MC_CITF_MISC_WR_CG,
599 MC_CITF_MISC_RD_CG,
600 MC_CITF_MISC_VM_CG,
601 VM_L2_CG,
602};
603
604static const u32 mc_cg_ls_en[] = {
605 MC_HUB_MISC_HUB_CG__MEM_LS_ENABLE_MASK,
606 MC_HUB_MISC_SIP_CG__MEM_LS_ENABLE_MASK,
607 MC_HUB_MISC_VM_CG__MEM_LS_ENABLE_MASK,
608 MC_XPB_CLK_GAT__MEM_LS_ENABLE_MASK,
609 ATC_MISC_CG__MEM_LS_ENABLE_MASK,
610 MC_CITF_MISC_WR_CG__MEM_LS_ENABLE_MASK,
611 MC_CITF_MISC_RD_CG__MEM_LS_ENABLE_MASK,
612 MC_CITF_MISC_VM_CG__MEM_LS_ENABLE_MASK,
613 VM_L2_CG__MEM_LS_ENABLE_MASK,
614};
615
616static const u32 mc_cg_en[] = {
617 MC_HUB_MISC_HUB_CG__ENABLE_MASK,
618 MC_HUB_MISC_SIP_CG__ENABLE_MASK,
619 MC_HUB_MISC_VM_CG__ENABLE_MASK,
620 MC_XPB_CLK_GAT__ENABLE_MASK,
621 ATC_MISC_CG__ENABLE_MASK,
622 MC_CITF_MISC_WR_CG__ENABLE_MASK,
623 MC_CITF_MISC_RD_CG__ENABLE_MASK,
624 MC_CITF_MISC_VM_CG__ENABLE_MASK,
625 VM_L2_CG__ENABLE_MASK,
626};
627
628static void gmc_v6_0_enable_mc_ls(struct amdgpu_device *adev,
629 bool enable)
630{
631 int i;
632 u32 orig, data;
633
634 for (i = 0; i < ARRAY_SIZE(mc_cg_registers); i++) {
635 orig = data = RREG32(mc_cg_registers[i]);
636 if (enable && (adev->cg_flags & AMDGPU_CG_SUPPORT_MC_LS))
637 data |= mc_cg_ls_en[i];
638 else
639 data &= ~mc_cg_ls_en[i];
640 if (data != orig)
641 WREG32(mc_cg_registers[i], data);
642 }
643}
644
645static void gmc_v6_0_enable_mc_mgcg(struct amdgpu_device *adev,
646 bool enable)
647{
648 int i;
649 u32 orig, data;
650
651 for (i = 0; i < ARRAY_SIZE(mc_cg_registers); i++) {
652 orig = data = RREG32(mc_cg_registers[i]);
653 if (enable && (adev->cg_flags & AMDGPU_CG_SUPPORT_MC_MGCG))
654 data |= mc_cg_en[i];
655 else
656 data &= ~mc_cg_en[i];
657 if (data != orig)
658 WREG32(mc_cg_registers[i], data);
659 }
660}
661
662static void gmc_v6_0_enable_bif_mgls(struct amdgpu_device *adev,
663 bool enable)
664{
665 u32 orig, data;
666
667 orig = data = RREG32_PCIE(ixPCIE_CNTL2);
668
669 if (enable && (adev->cg_flags & AMDGPU_CG_SUPPORT_BIF_LS)) {
670 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_LS_EN, 1);
671 data = REG_SET_FIELD(data, PCIE_CNTL2, MST_MEM_LS_EN, 1);
672 data = REG_SET_FIELD(data, PCIE_CNTL2, REPLAY_MEM_LS_EN, 1);
673 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_AGGRESSIVE_LS_EN, 1);
674 } else {
675 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_LS_EN, 0);
676 data = REG_SET_FIELD(data, PCIE_CNTL2, MST_MEM_LS_EN, 0);
677 data = REG_SET_FIELD(data, PCIE_CNTL2, REPLAY_MEM_LS_EN, 0);
678 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_AGGRESSIVE_LS_EN, 0);
679 }
680
681 if (orig != data)
682 WREG32_PCIE(ixPCIE_CNTL2, data);
683}
684
685static void gmc_v6_0_enable_hdp_mgcg(struct amdgpu_device *adev,
686 bool enable)
687{
688 u32 orig, data;
689
690 orig = data = RREG32(mmHDP_HOST_PATH_CNTL);
691
692 if (enable && (adev->cg_flags & AMDGPU_CG_SUPPORT_HDP_MGCG))
693 data = REG_SET_FIELD(data, HDP_HOST_PATH_CNTL, CLOCK_GATING_DIS, 0);
694 else
695 data = REG_SET_FIELD(data, HDP_HOST_PATH_CNTL, CLOCK_GATING_DIS, 1);
696
697 if (orig != data)
698 WREG32(mmHDP_HOST_PATH_CNTL, data);
699}
700
701static void gmc_v6_0_enable_hdp_ls(struct amdgpu_device *adev,
702 bool enable)
703{
704 u32 orig, data;
705
706 orig = data = RREG32(mmHDP_MEM_POWER_LS);
707
708 if (enable && (adev->cg_flags & AMDGPU_CG_SUPPORT_HDP_LS))
709 data = REG_SET_FIELD(data, HDP_MEM_POWER_LS, LS_ENABLE, 1);
710 else
711 data = REG_SET_FIELD(data, HDP_MEM_POWER_LS, LS_ENABLE, 0);
712
713 if (orig != data)
714 WREG32(mmHDP_MEM_POWER_LS, data);
715}
716*/
717
718static int gmc_v6_0_convert_vram_type(int mc_seq_vram_type)
719{
720 switch (mc_seq_vram_type) {
721 case MC_SEQ_MISC0__MT__GDDR1:
722 return AMDGPU_VRAM_TYPE_GDDR1;
723 case MC_SEQ_MISC0__MT__DDR2:
724 return AMDGPU_VRAM_TYPE_DDR2;
725 case MC_SEQ_MISC0__MT__GDDR3:
726 return AMDGPU_VRAM_TYPE_GDDR3;
727 case MC_SEQ_MISC0__MT__GDDR4:
728 return AMDGPU_VRAM_TYPE_GDDR4;
729 case MC_SEQ_MISC0__MT__GDDR5:
730 return AMDGPU_VRAM_TYPE_GDDR5;
731 case MC_SEQ_MISC0__MT__DDR3:
732 return AMDGPU_VRAM_TYPE_DDR3;
733 default:
734 return AMDGPU_VRAM_TYPE_UNKNOWN;
735 }
736}
737
738static int gmc_v6_0_early_init(void *handle)
739{
740 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
741
742 gmc_v6_0_set_gart_funcs(adev);
743 gmc_v6_0_set_irq_funcs(adev);
744
745 if (adev->flags & AMD_IS_APU) {
746 adev->mc.vram_type = AMDGPU_VRAM_TYPE_UNKNOWN;
747 } else {
748 u32 tmp = RREG32(mmMC_SEQ_MISC0);
749 tmp &= MC_SEQ_MISC0__MT__MASK;
750 adev->mc.vram_type = gmc_v6_0_convert_vram_type(tmp);
751 }
752
753 return 0;
754}
755
756static int gmc_v6_0_late_init(void *handle)
757{
758 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
759
760 if (amdgpu_vm_fault_stop != AMDGPU_VM_FAULT_STOP_ALWAYS)
761 return amdgpu_irq_get(adev, &adev->mc.vm_fault, 0);
762 else
763 return 0;
764}
765
766static int gmc_v6_0_sw_init(void *handle)
767{
768 int r;
769 int dma_bits;
770 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
771
772 r = amdgpu_irq_add_id(adev, 146, &adev->mc.vm_fault);
773 if (r)
774 return r;
775
776 r = amdgpu_irq_add_id(adev, 147, &adev->mc.vm_fault);
777 if (r)
778 return r;
779
780 adev->vm_manager.max_pfn = amdgpu_vm_size << 18;
781
782 adev->mc.mc_mask = 0xffffffffffULL;
783
784 adev->need_dma32 = false;
785 dma_bits = adev->need_dma32 ? 32 : 40;
786 r = pci_set_dma_mask(adev->pdev, DMA_BIT_MASK(dma_bits));
787 if (r) {
788 adev->need_dma32 = true;
789 dma_bits = 32;
790 dev_warn(adev->dev, "amdgpu: No suitable DMA available.\n");
791 }
792 r = pci_set_consistent_dma_mask(adev->pdev, DMA_BIT_MASK(dma_bits));
793 if (r) {
794 pci_set_consistent_dma_mask(adev->pdev, DMA_BIT_MASK(32));
795 dev_warn(adev->dev, "amdgpu: No coherent DMA available.\n");
796 }
797
798 r = gmc_v6_0_init_microcode(adev);
799 if (r) {
800 dev_err(adev->dev, "Failed to load mc firmware!\n");
801 return r;
802 }
803
804 r = gmc_v6_0_mc_init(adev);
805 if (r)
806 return r;
807
808 r = amdgpu_bo_init(adev);
809 if (r)
810 return r;
811
812 r = gmc_v6_0_gart_init(adev);
813 if (r)
814 return r;
815
816 if (!adev->vm_manager.enabled) {
817 r = gmc_v6_0_vm_init(adev);
818 if (r) {
819 dev_err(adev->dev, "vm manager initialization failed (%d).\n", r);
820 return r;
821 }
822 adev->vm_manager.enabled = true;
823 }
824
825 return r;
826}
827
828static int gmc_v6_0_sw_fini(void *handle)
829{
830 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
831
832 if (adev->vm_manager.enabled) {
833 gmc_v6_0_vm_fini(adev);
834 adev->vm_manager.enabled = false;
835 }
836 gmc_v6_0_gart_fini(adev);
837 amdgpu_gem_force_release(adev);
838 amdgpu_bo_fini(adev);
839
840 return 0;
841}
842
843static int gmc_v6_0_hw_init(void *handle)
844{
845 int r;
846 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
847
848 gmc_v6_0_mc_program(adev);
849
850 if (!(adev->flags & AMD_IS_APU)) {
851 r = gmc_v6_0_mc_load_microcode(adev);
852 if (r) {
853 dev_err(adev->dev, "Failed to load MC firmware!\n");
854 return r;
855 }
856 }
857
858 r = gmc_v6_0_gart_enable(adev);
859 if (r)
860 return r;
861
862 return r;
863}
864
865static int gmc_v6_0_hw_fini(void *handle)
866{
867 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
868
869 amdgpu_irq_put(adev, &adev->mc.vm_fault, 0);
870 gmc_v6_0_gart_disable(adev);
871
872 return 0;
873}
874
875static int gmc_v6_0_suspend(void *handle)
876{
877 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
878
879 if (adev->vm_manager.enabled) {
880 gmc_v6_0_vm_fini(adev);
881 adev->vm_manager.enabled = false;
882 }
883 gmc_v6_0_hw_fini(adev);
884
885 return 0;
886}
887
888static int gmc_v6_0_resume(void *handle)
889{
890 int r;
891 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
892
893 r = gmc_v6_0_hw_init(adev);
894 if (r)
895 return r;
896
897 if (!adev->vm_manager.enabled) {
898 r = gmc_v6_0_vm_init(adev);
899 if (r) {
900 dev_err(adev->dev, "vm manager initialization failed (%d).\n", r);
901 return r;
902 }
903 adev->vm_manager.enabled = true;
904 }
905
906 return r;
907}
908
909static bool gmc_v6_0_is_idle(void *handle)
910{
911 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
912 u32 tmp = RREG32(mmSRBM_STATUS);
913
914 if (tmp & (SRBM_STATUS__MCB_BUSY_MASK | SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK |
915 SRBM_STATUS__MCC_BUSY_MASK | SRBM_STATUS__MCD_BUSY_MASK | SRBM_STATUS__VMC_BUSY_MASK))
916 return false;
917
918 return true;
919}
920
921static int gmc_v6_0_wait_for_idle(void *handle)
922{
923 unsigned i;
924 u32 tmp;
925 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
926
927 for (i = 0; i < adev->usec_timeout; i++) {
928 tmp = RREG32(mmSRBM_STATUS) & (SRBM_STATUS__MCB_BUSY_MASK |
929 SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK |
930 SRBM_STATUS__MCC_BUSY_MASK |
931 SRBM_STATUS__MCD_BUSY_MASK |
932 SRBM_STATUS__VMC_BUSY_MASK);
933 if (!tmp)
934 return 0;
935 udelay(1);
936 }
937 return -ETIMEDOUT;
938
939}
940
941static int gmc_v6_0_soft_reset(void *handle)
942{
943 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
944 struct amdgpu_mode_mc_save save;
945 u32 srbm_soft_reset = 0;
946 u32 tmp = RREG32(mmSRBM_STATUS);
947
948 if (tmp & SRBM_STATUS__VMC_BUSY_MASK)
949 srbm_soft_reset = REG_SET_FIELD(srbm_soft_reset,
950 SRBM_SOFT_RESET, SOFT_RESET_VMC, 1);
951
952 if (tmp & (SRBM_STATUS__MCB_BUSY_MASK | SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK |
953 SRBM_STATUS__MCC_BUSY_MASK | SRBM_STATUS__MCD_BUSY_MASK)) {
954 if (!(adev->flags & AMD_IS_APU))
955 srbm_soft_reset = REG_SET_FIELD(srbm_soft_reset,
956 SRBM_SOFT_RESET, SOFT_RESET_MC, 1);
957 }
958
959 if (srbm_soft_reset) {
960 gmc_v6_0_mc_stop(adev, &save);
961 if (gmc_v6_0_wait_for_idle(adev)) {
962 dev_warn(adev->dev, "Wait for GMC idle timed out !\n");
963 }
964
965
966 tmp = RREG32(mmSRBM_SOFT_RESET);
967 tmp |= srbm_soft_reset;
968 dev_info(adev->dev, "SRBM_SOFT_RESET=0x%08X\n", tmp);
969 WREG32(mmSRBM_SOFT_RESET, tmp);
970 tmp = RREG32(mmSRBM_SOFT_RESET);
971
972 udelay(50);
973
974 tmp &= ~srbm_soft_reset;
975 WREG32(mmSRBM_SOFT_RESET, tmp);
976 tmp = RREG32(mmSRBM_SOFT_RESET);
977
978 udelay(50);
979
980 gmc_v6_0_mc_resume(adev, &save);
981 udelay(50);
982 }
983
984 return 0;
985}
986
987static int gmc_v6_0_vm_fault_interrupt_state(struct amdgpu_device *adev,
988 struct amdgpu_irq_src *src,
989 unsigned type,
990 enum amdgpu_interrupt_state state)
991{
992 u32 tmp;
993 u32 bits = (VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
994 VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
995 VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
996 VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
997 VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
998 VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK);
999
1000 switch (state) {
1001 case AMDGPU_IRQ_STATE_DISABLE:
1002 tmp = RREG32(mmVM_CONTEXT0_CNTL);
1003 tmp &= ~bits;
1004 WREG32(mmVM_CONTEXT0_CNTL, tmp);
1005 tmp = RREG32(mmVM_CONTEXT1_CNTL);
1006 tmp &= ~bits;
1007 WREG32(mmVM_CONTEXT1_CNTL, tmp);
1008 break;
1009 case AMDGPU_IRQ_STATE_ENABLE:
1010 tmp = RREG32(mmVM_CONTEXT0_CNTL);
1011 tmp |= bits;
1012 WREG32(mmVM_CONTEXT0_CNTL, tmp);
1013 tmp = RREG32(mmVM_CONTEXT1_CNTL);
1014 tmp |= bits;
1015 WREG32(mmVM_CONTEXT1_CNTL, tmp);
1016 break;
1017 default:
1018 break;
1019 }
1020
1021 return 0;
1022}
1023
1024static int gmc_v6_0_process_interrupt(struct amdgpu_device *adev,
1025 struct amdgpu_irq_src *source,
1026 struct amdgpu_iv_entry *entry)
1027{
1028 u32 addr, status;
1029
1030 addr = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_ADDR);
1031 status = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_STATUS);
1032 WREG32_P(mmVM_CONTEXT1_CNTL2, 1, ~1);
1033
1034 if (!addr && !status)
1035 return 0;
1036
1037 if (amdgpu_vm_fault_stop == AMDGPU_VM_FAULT_STOP_FIRST)
1038 gmc_v6_0_set_fault_enable_default(adev, false);
1039
1040 if (printk_ratelimit()) {
1041 dev_err(adev->dev, "GPU fault detected: %d 0x%08x\n",
1042 entry->src_id, entry->src_data);
1043 dev_err(adev->dev, " VM_CONTEXT1_PROTECTION_FAULT_ADDR 0x%08X\n",
1044 addr);
1045 dev_err(adev->dev, " VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n",
1046 status);
1047 gmc_v6_0_vm_decode_fault(adev, status, addr, 0);
1048 }
1049
1050 return 0;
1051}
1052
1053static int gmc_v6_0_set_clockgating_state(void *handle,
1054 enum amd_clockgating_state state)
1055{
1056 return 0;
1057}
1058
1059static int gmc_v6_0_set_powergating_state(void *handle,
1060 enum amd_powergating_state state)
1061{
1062 return 0;
1063}
1064
1065static const struct amd_ip_funcs gmc_v6_0_ip_funcs = {
1066 .name = "gmc_v6_0",
1067 .early_init = gmc_v6_0_early_init,
1068 .late_init = gmc_v6_0_late_init,
1069 .sw_init = gmc_v6_0_sw_init,
1070 .sw_fini = gmc_v6_0_sw_fini,
1071 .hw_init = gmc_v6_0_hw_init,
1072 .hw_fini = gmc_v6_0_hw_fini,
1073 .suspend = gmc_v6_0_suspend,
1074 .resume = gmc_v6_0_resume,
1075 .is_idle = gmc_v6_0_is_idle,
1076 .wait_for_idle = gmc_v6_0_wait_for_idle,
1077 .soft_reset = gmc_v6_0_soft_reset,
1078 .set_clockgating_state = gmc_v6_0_set_clockgating_state,
1079 .set_powergating_state = gmc_v6_0_set_powergating_state,
1080};
1081
1082static const struct amdgpu_gart_funcs gmc_v6_0_gart_funcs = {
1083 .flush_gpu_tlb = gmc_v6_0_gart_flush_gpu_tlb,
1084 .set_pte_pde = gmc_v6_0_gart_set_pte_pde,
1085};
1086
1087static const struct amdgpu_irq_src_funcs gmc_v6_0_irq_funcs = {
1088 .set = gmc_v6_0_vm_fault_interrupt_state,
1089 .process = gmc_v6_0_process_interrupt,
1090};
1091
1092static void gmc_v6_0_set_gart_funcs(struct amdgpu_device *adev)
1093{
1094 if (adev->gart.gart_funcs == NULL)
1095 adev->gart.gart_funcs = &gmc_v6_0_gart_funcs;
1096}
1097
1098static void gmc_v6_0_set_irq_funcs(struct amdgpu_device *adev)
1099{
1100 adev->mc.vm_fault.num_types = 1;
1101 adev->mc.vm_fault.funcs = &gmc_v6_0_irq_funcs;
1102}
1103
1104const struct amdgpu_ip_block_version gmc_v6_0_ip_block =
1105{
1106 .type = AMD_IP_BLOCK_TYPE_GMC,
1107 .major = 6,
1108 .minor = 0,
1109 .rev = 0,
1110 .funcs = &gmc_v6_0_ip_funcs,
1111};