Loading...
1/* SPDX-License-Identifier: MIT */
2#ifndef __NVKM_XTENSA_H__
3#define __NVKM_XTENSA_H__
4#define nvkm_xtensa(p) container_of((p), struct nvkm_xtensa, engine)
5#include <core/engine.h>
6
7struct nvkm_xtensa {
8 const struct nvkm_xtensa_func *func;
9 u32 addr;
10 struct nvkm_engine engine;
11
12 struct nvkm_memory *gpu_fw;
13};
14
15int nvkm_xtensa_new_(const struct nvkm_xtensa_func *, struct nvkm_device *,
16 enum nvkm_subdev_type, int, bool enable, u32 addr, struct nvkm_engine **);
17
18struct nvkm_xtensa_func {
19 u32 fifo_val;
20 u32 unkd28;
21 struct nvkm_sclass sclass[];
22};
23#endif
1#ifndef __NVKM_XTENSA_H__
2#define __NVKM_XTENSA_H__
3#define nvkm_xtensa(p) container_of((p), struct nvkm_xtensa, engine)
4#include <core/engine.h>
5
6struct nvkm_xtensa {
7 const struct nvkm_xtensa_func *func;
8 u32 addr;
9 struct nvkm_engine engine;
10
11 struct nvkm_memory *gpu_fw;
12};
13
14int nvkm_xtensa_new_(const struct nvkm_xtensa_func *, struct nvkm_device *,
15 int index, bool enable, u32 addr, struct nvkm_engine **);
16
17struct nvkm_xtensa_func {
18 u32 fifo_val;
19 u32 unkd28;
20 struct nvkm_sclass sclass[];
21};
22#endif