Loading...
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * June 2006 Steve Glendinning <steve.glendinning@shawell.net>
4 *
5 * Polaris-specific resource declaration
6 *
7 */
8
9#include <linux/init.h>
10#include <linux/interrupt.h>
11#include <linux/irq.h>
12#include <linux/platform_device.h>
13#include <linux/regulator/fixed.h>
14#include <linux/regulator/machine.h>
15#include <linux/smsc911x.h>
16#include <linux/io.h>
17#include <asm/irq.h>
18#include <asm/machvec.h>
19#include <asm/heartbeat.h>
20#include <cpu/gpio.h>
21#include <mach-se/mach/se.h>
22
23#define BCR2 (0xFFFFFF62)
24#define WCR2 (0xFFFFFF66)
25#define AREA5_WAIT_CTRL (0x1C00)
26#define WAIT_STATES_10 (0x7)
27
28/* Dummy supplies, where voltage doesn't matter */
29static struct regulator_consumer_supply dummy_supplies[] = {
30 REGULATOR_SUPPLY("vddvario", "smsc911x.0"),
31 REGULATOR_SUPPLY("vdd33a", "smsc911x.0"),
32};
33
34static struct resource smsc911x_resources[] = {
35 [0] = {
36 .name = "smsc911x-memory",
37 .start = PA_EXT5,
38 .end = PA_EXT5 + 0x1fff,
39 .flags = IORESOURCE_MEM,
40 },
41 [1] = {
42 .name = "smsc911x-irq",
43 .start = IRQ0_IRQ,
44 .end = IRQ0_IRQ,
45 .flags = IORESOURCE_IRQ,
46 },
47};
48
49static struct smsc911x_platform_config smsc911x_config = {
50 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
51 .irq_type = SMSC911X_IRQ_TYPE_OPEN_DRAIN,
52 .flags = SMSC911X_USE_32BIT,
53 .phy_interface = PHY_INTERFACE_MODE_MII,
54};
55
56static struct platform_device smsc911x_device = {
57 .name = "smsc911x",
58 .id = 0,
59 .num_resources = ARRAY_SIZE(smsc911x_resources),
60 .resource = smsc911x_resources,
61 .dev = {
62 .platform_data = &smsc911x_config,
63 },
64};
65
66static unsigned char heartbeat_bit_pos[] = { 0, 1, 2, 3 };
67
68static struct heartbeat_data heartbeat_data = {
69 .bit_pos = heartbeat_bit_pos,
70 .nr_bits = ARRAY_SIZE(heartbeat_bit_pos),
71};
72
73static struct resource heartbeat_resource = {
74 .start = PORT_PCDR,
75 .end = PORT_PCDR,
76 .flags = IORESOURCE_MEM | IORESOURCE_MEM_8BIT,
77};
78
79static struct platform_device heartbeat_device = {
80 .name = "heartbeat",
81 .id = -1,
82 .dev = {
83 .platform_data = &heartbeat_data,
84 },
85 .num_resources = 1,
86 .resource = &heartbeat_resource,
87};
88
89static struct platform_device *polaris_devices[] __initdata = {
90 &smsc911x_device,
91 &heartbeat_device,
92};
93
94static int __init polaris_initialise(void)
95{
96 u16 wcr, bcr_mask;
97
98 printk(KERN_INFO "Configuring Polaris external bus\n");
99
100 regulator_register_fixed(0, dummy_supplies, ARRAY_SIZE(dummy_supplies));
101
102 /* Configure area 5 with 2 wait states */
103 wcr = __raw_readw(WCR2);
104 wcr &= (~AREA5_WAIT_CTRL);
105 wcr |= (WAIT_STATES_10 << 10);
106 __raw_writew(wcr, WCR2);
107
108 /* Configure area 5 for 32-bit access */
109 bcr_mask = __raw_readw(BCR2);
110 bcr_mask |= 1 << 10;
111 __raw_writew(bcr_mask, BCR2);
112
113 return platform_add_devices(polaris_devices,
114 ARRAY_SIZE(polaris_devices));
115}
116arch_initcall(polaris_initialise);
117
118static struct ipr_data ipr_irq_table[] = {
119 /* External IRQs */
120 { IRQ0_IRQ, 0, 0, 1, }, /* IRQ0 */
121 { IRQ1_IRQ, 0, 4, 1, }, /* IRQ1 */
122};
123
124static unsigned long ipr_offsets[] = {
125 INTC_IPRC
126};
127
128static struct ipr_desc ipr_irq_desc = {
129 .ipr_offsets = ipr_offsets,
130 .nr_offsets = ARRAY_SIZE(ipr_offsets),
131
132 .ipr_data = ipr_irq_table,
133 .nr_irqs = ARRAY_SIZE(ipr_irq_table),
134 .chip = {
135 .name = "sh7709-ext",
136 },
137};
138
139static void __init init_polaris_irq(void)
140{
141 /* Disable all interrupts */
142 __raw_writew(0, BCR_ILCRA);
143 __raw_writew(0, BCR_ILCRB);
144 __raw_writew(0, BCR_ILCRC);
145 __raw_writew(0, BCR_ILCRD);
146 __raw_writew(0, BCR_ILCRE);
147 __raw_writew(0, BCR_ILCRF);
148 __raw_writew(0, BCR_ILCRG);
149
150 register_ipr_controller(&ipr_irq_desc);
151}
152
153static struct sh_machine_vector mv_polaris __initmv = {
154 .mv_name = "Polaris",
155 .mv_init_irq = init_polaris_irq,
156};
1/*
2 * June 2006 Steve Glendinning <steve.glendinning@shawell.net>
3 *
4 * Polaris-specific resource declaration
5 *
6 */
7
8#include <linux/init.h>
9#include <linux/interrupt.h>
10#include <linux/irq.h>
11#include <linux/platform_device.h>
12#include <linux/regulator/fixed.h>
13#include <linux/regulator/machine.h>
14#include <linux/smsc911x.h>
15#include <linux/io.h>
16#include <asm/irq.h>
17#include <asm/machvec.h>
18#include <asm/heartbeat.h>
19#include <cpu/gpio.h>
20#include <mach-se/mach/se.h>
21
22#define BCR2 (0xFFFFFF62)
23#define WCR2 (0xFFFFFF66)
24#define AREA5_WAIT_CTRL (0x1C00)
25#define WAIT_STATES_10 (0x7)
26
27/* Dummy supplies, where voltage doesn't matter */
28static struct regulator_consumer_supply dummy_supplies[] = {
29 REGULATOR_SUPPLY("vddvario", "smsc911x.0"),
30 REGULATOR_SUPPLY("vdd33a", "smsc911x.0"),
31};
32
33static struct resource smsc911x_resources[] = {
34 [0] = {
35 .name = "smsc911x-memory",
36 .start = PA_EXT5,
37 .end = PA_EXT5 + 0x1fff,
38 .flags = IORESOURCE_MEM,
39 },
40 [1] = {
41 .name = "smsc911x-irq",
42 .start = IRQ0_IRQ,
43 .end = IRQ0_IRQ,
44 .flags = IORESOURCE_IRQ,
45 },
46};
47
48static struct smsc911x_platform_config smsc911x_config = {
49 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
50 .irq_type = SMSC911X_IRQ_TYPE_OPEN_DRAIN,
51 .flags = SMSC911X_USE_32BIT,
52 .phy_interface = PHY_INTERFACE_MODE_MII,
53};
54
55static struct platform_device smsc911x_device = {
56 .name = "smsc911x",
57 .id = 0,
58 .num_resources = ARRAY_SIZE(smsc911x_resources),
59 .resource = smsc911x_resources,
60 .dev = {
61 .platform_data = &smsc911x_config,
62 },
63};
64
65static unsigned char heartbeat_bit_pos[] = { 0, 1, 2, 3 };
66
67static struct heartbeat_data heartbeat_data = {
68 .bit_pos = heartbeat_bit_pos,
69 .nr_bits = ARRAY_SIZE(heartbeat_bit_pos),
70};
71
72static struct resource heartbeat_resource = {
73 .start = PORT_PCDR,
74 .end = PORT_PCDR,
75 .flags = IORESOURCE_MEM | IORESOURCE_MEM_8BIT,
76};
77
78static struct platform_device heartbeat_device = {
79 .name = "heartbeat",
80 .id = -1,
81 .dev = {
82 .platform_data = &heartbeat_data,
83 },
84 .num_resources = 1,
85 .resource = &heartbeat_resource,
86};
87
88static struct platform_device *polaris_devices[] __initdata = {
89 &smsc911x_device,
90 &heartbeat_device,
91};
92
93static int __init polaris_initialise(void)
94{
95 u16 wcr, bcr_mask;
96
97 printk(KERN_INFO "Configuring Polaris external bus\n");
98
99 regulator_register_fixed(0, dummy_supplies, ARRAY_SIZE(dummy_supplies));
100
101 /* Configure area 5 with 2 wait states */
102 wcr = __raw_readw(WCR2);
103 wcr &= (~AREA5_WAIT_CTRL);
104 wcr |= (WAIT_STATES_10 << 10);
105 __raw_writew(wcr, WCR2);
106
107 /* Configure area 5 for 32-bit access */
108 bcr_mask = __raw_readw(BCR2);
109 bcr_mask |= 1 << 10;
110 __raw_writew(bcr_mask, BCR2);
111
112 return platform_add_devices(polaris_devices,
113 ARRAY_SIZE(polaris_devices));
114}
115arch_initcall(polaris_initialise);
116
117static struct ipr_data ipr_irq_table[] = {
118 /* External IRQs */
119 { IRQ0_IRQ, 0, 0, 1, }, /* IRQ0 */
120 { IRQ1_IRQ, 0, 4, 1, }, /* IRQ1 */
121};
122
123static unsigned long ipr_offsets[] = {
124 INTC_IPRC
125};
126
127static struct ipr_desc ipr_irq_desc = {
128 .ipr_offsets = ipr_offsets,
129 .nr_offsets = ARRAY_SIZE(ipr_offsets),
130
131 .ipr_data = ipr_irq_table,
132 .nr_irqs = ARRAY_SIZE(ipr_irq_table),
133 .chip = {
134 .name = "sh7709-ext",
135 },
136};
137
138static void __init init_polaris_irq(void)
139{
140 /* Disable all interrupts */
141 __raw_writew(0, BCR_ILCRA);
142 __raw_writew(0, BCR_ILCRB);
143 __raw_writew(0, BCR_ILCRC);
144 __raw_writew(0, BCR_ILCRD);
145 __raw_writew(0, BCR_ILCRE);
146 __raw_writew(0, BCR_ILCRF);
147 __raw_writew(0, BCR_ILCRG);
148
149 register_ipr_controller(&ipr_irq_desc);
150}
151
152static struct sh_machine_vector mv_polaris __initmv = {
153 .mv_name = "Polaris",
154 .mv_init_irq = init_polaris_irq,
155};