Loading...
Note: File does not exist in v3.1.
1/*
2 * Copyright 2019 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23
24#include "amdgpu.h"
25#include "amdgpu_jpeg.h"
26#include "soc15.h"
27#include "soc15d.h"
28#include "jpeg_v2_0.h"
29#include "jpeg_v2_5.h"
30
31#include "vcn/vcn_2_5_offset.h"
32#include "vcn/vcn_2_5_sh_mask.h"
33#include "ivsrcid/vcn/irqsrcs_vcn_2_0.h"
34
35#define mmUVD_JPEG_PITCH_INTERNAL_OFFSET 0x401f
36
37#define JPEG25_MAX_HW_INSTANCES_ARCTURUS 2
38
39static void jpeg_v2_5_set_dec_ring_funcs(struct amdgpu_device *adev);
40static void jpeg_v2_5_set_irq_funcs(struct amdgpu_device *adev);
41static int jpeg_v2_5_set_powergating_state(void *handle,
42 enum amd_powergating_state state);
43static void jpeg_v2_5_set_ras_funcs(struct amdgpu_device *adev);
44
45static int amdgpu_ih_clientid_jpeg[] = {
46 SOC15_IH_CLIENTID_VCN,
47 SOC15_IH_CLIENTID_VCN1
48};
49
50/**
51 * jpeg_v2_5_early_init - set function pointers
52 *
53 * @handle: amdgpu_device pointer
54 *
55 * Set ring and irq function pointers
56 */
57static int jpeg_v2_5_early_init(void *handle)
58{
59 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
60 u32 harvest;
61 int i;
62
63 adev->jpeg.num_jpeg_rings = 1;
64 adev->jpeg.num_jpeg_inst = JPEG25_MAX_HW_INSTANCES_ARCTURUS;
65 for (i = 0; i < adev->jpeg.num_jpeg_inst; i++) {
66 harvest = RREG32_SOC15(JPEG, i, mmCC_UVD_HARVESTING);
67 if (harvest & CC_UVD_HARVESTING__UVD_DISABLE_MASK)
68 adev->jpeg.harvest_config |= 1 << i;
69 }
70 if (adev->jpeg.harvest_config == (AMDGPU_JPEG_HARVEST_JPEG0 |
71 AMDGPU_JPEG_HARVEST_JPEG1))
72 return -ENOENT;
73
74 jpeg_v2_5_set_dec_ring_funcs(adev);
75 jpeg_v2_5_set_irq_funcs(adev);
76 jpeg_v2_5_set_ras_funcs(adev);
77
78 return 0;
79}
80
81/**
82 * jpeg_v2_5_sw_init - sw init for JPEG block
83 *
84 * @handle: amdgpu_device pointer
85 *
86 * Load firmware and sw initialization
87 */
88static int jpeg_v2_5_sw_init(void *handle)
89{
90 struct amdgpu_ring *ring;
91 int i, r;
92 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
93
94 for (i = 0; i < adev->jpeg.num_jpeg_inst; ++i) {
95 if (adev->jpeg.harvest_config & (1 << i))
96 continue;
97
98 /* JPEG TRAP */
99 r = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_jpeg[i],
100 VCN_2_0__SRCID__JPEG_DECODE, &adev->jpeg.inst[i].irq);
101 if (r)
102 return r;
103
104 /* JPEG DJPEG POISON EVENT */
105 r = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_jpeg[i],
106 VCN_2_6__SRCID_DJPEG0_POISON, &adev->jpeg.inst[i].ras_poison_irq);
107 if (r)
108 return r;
109
110 /* JPEG EJPEG POISON EVENT */
111 r = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_jpeg[i],
112 VCN_2_6__SRCID_EJPEG0_POISON, &adev->jpeg.inst[i].ras_poison_irq);
113 if (r)
114 return r;
115 }
116
117 r = amdgpu_jpeg_sw_init(adev);
118 if (r)
119 return r;
120
121 r = amdgpu_jpeg_resume(adev);
122 if (r)
123 return r;
124
125 for (i = 0; i < adev->jpeg.num_jpeg_inst; ++i) {
126 if (adev->jpeg.harvest_config & (1 << i))
127 continue;
128
129 ring = adev->jpeg.inst[i].ring_dec;
130 ring->use_doorbell = true;
131 if (amdgpu_ip_version(adev, UVD_HWIP, 0) == IP_VERSION(2, 5, 0))
132 ring->vm_hub = AMDGPU_MMHUB1(0);
133 else
134 ring->vm_hub = AMDGPU_MMHUB0(0);
135 ring->doorbell_index = (adev->doorbell_index.vcn.vcn_ring0_1 << 1) + 1 + 8 * i;
136 sprintf(ring->name, "jpeg_dec_%d", i);
137 r = amdgpu_ring_init(adev, ring, 512, &adev->jpeg.inst[i].irq,
138 0, AMDGPU_RING_PRIO_DEFAULT, NULL);
139 if (r)
140 return r;
141
142 adev->jpeg.internal.jpeg_pitch[0] = mmUVD_JPEG_PITCH_INTERNAL_OFFSET;
143 adev->jpeg.inst[i].external.jpeg_pitch[0] = SOC15_REG_OFFSET(JPEG, i, mmUVD_JPEG_PITCH);
144 }
145
146 r = amdgpu_jpeg_ras_sw_init(adev);
147 if (r)
148 return r;
149
150 return 0;
151}
152
153/**
154 * jpeg_v2_5_sw_fini - sw fini for JPEG block
155 *
156 * @handle: amdgpu_device pointer
157 *
158 * JPEG suspend and free up sw allocation
159 */
160static int jpeg_v2_5_sw_fini(void *handle)
161{
162 int r;
163 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
164
165 r = amdgpu_jpeg_suspend(adev);
166 if (r)
167 return r;
168
169 r = amdgpu_jpeg_sw_fini(adev);
170
171 return r;
172}
173
174/**
175 * jpeg_v2_5_hw_init - start and test JPEG block
176 *
177 * @handle: amdgpu_device pointer
178 *
179 */
180static int jpeg_v2_5_hw_init(void *handle)
181{
182 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
183 struct amdgpu_ring *ring;
184 int i, r;
185
186 for (i = 0; i < adev->jpeg.num_jpeg_inst; ++i) {
187 if (adev->jpeg.harvest_config & (1 << i))
188 continue;
189
190 ring = adev->jpeg.inst[i].ring_dec;
191 adev->nbio.funcs->vcn_doorbell_range(adev, ring->use_doorbell,
192 (adev->doorbell_index.vcn.vcn_ring0_1 << 1) + 8 * i, i);
193
194 r = amdgpu_ring_test_helper(ring);
195 if (r)
196 return r;
197 }
198
199 DRM_INFO("JPEG decode initialized successfully.\n");
200
201 return 0;
202}
203
204/**
205 * jpeg_v2_5_hw_fini - stop the hardware block
206 *
207 * @handle: amdgpu_device pointer
208 *
209 * Stop the JPEG block, mark ring as not ready any more
210 */
211static int jpeg_v2_5_hw_fini(void *handle)
212{
213 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
214 int i;
215
216 cancel_delayed_work_sync(&adev->vcn.idle_work);
217
218 for (i = 0; i < adev->jpeg.num_jpeg_inst; ++i) {
219 if (adev->jpeg.harvest_config & (1 << i))
220 continue;
221
222 if (adev->jpeg.cur_state != AMD_PG_STATE_GATE &&
223 RREG32_SOC15(JPEG, i, mmUVD_JRBC_STATUS))
224 jpeg_v2_5_set_powergating_state(adev, AMD_PG_STATE_GATE);
225
226 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__JPEG))
227 amdgpu_irq_put(adev, &adev->jpeg.inst[i].ras_poison_irq, 0);
228 }
229
230 return 0;
231}
232
233/**
234 * jpeg_v2_5_suspend - suspend JPEG block
235 *
236 * @handle: amdgpu_device pointer
237 *
238 * HW fini and suspend JPEG block
239 */
240static int jpeg_v2_5_suspend(void *handle)
241{
242 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
243 int r;
244
245 r = jpeg_v2_5_hw_fini(adev);
246 if (r)
247 return r;
248
249 r = amdgpu_jpeg_suspend(adev);
250
251 return r;
252}
253
254/**
255 * jpeg_v2_5_resume - resume JPEG block
256 *
257 * @handle: amdgpu_device pointer
258 *
259 * Resume firmware and hw init JPEG block
260 */
261static int jpeg_v2_5_resume(void *handle)
262{
263 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
264 int r;
265
266 r = amdgpu_jpeg_resume(adev);
267 if (r)
268 return r;
269
270 r = jpeg_v2_5_hw_init(adev);
271
272 return r;
273}
274
275static void jpeg_v2_5_disable_clock_gating(struct amdgpu_device *adev, int inst)
276{
277 uint32_t data;
278
279 data = RREG32_SOC15(JPEG, inst, mmJPEG_CGC_CTRL);
280 if (adev->cg_flags & AMD_CG_SUPPORT_JPEG_MGCG)
281 data |= 1 << JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;
282 else
283 data &= ~JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;
284
285 data |= 1 << JPEG_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;
286 data |= 4 << JPEG_CGC_CTRL__CLK_OFF_DELAY__SHIFT;
287 WREG32_SOC15(JPEG, inst, mmJPEG_CGC_CTRL, data);
288
289 data = RREG32_SOC15(JPEG, inst, mmJPEG_CGC_GATE);
290 data &= ~(JPEG_CGC_GATE__JPEG_DEC_MASK
291 | JPEG_CGC_GATE__JPEG2_DEC_MASK
292 | JPEG_CGC_GATE__JMCIF_MASK
293 | JPEG_CGC_GATE__JRBBM_MASK);
294 WREG32_SOC15(JPEG, inst, mmJPEG_CGC_GATE, data);
295
296 data = RREG32_SOC15(JPEG, inst, mmJPEG_CGC_CTRL);
297 data &= ~(JPEG_CGC_CTRL__JPEG_DEC_MODE_MASK
298 | JPEG_CGC_CTRL__JPEG2_DEC_MODE_MASK
299 | JPEG_CGC_CTRL__JMCIF_MODE_MASK
300 | JPEG_CGC_CTRL__JRBBM_MODE_MASK);
301 WREG32_SOC15(JPEG, inst, mmJPEG_CGC_CTRL, data);
302}
303
304static void jpeg_v2_5_enable_clock_gating(struct amdgpu_device *adev, int inst)
305{
306 uint32_t data;
307
308 data = RREG32_SOC15(JPEG, inst, mmJPEG_CGC_GATE);
309 data |= (JPEG_CGC_GATE__JPEG_DEC_MASK
310 |JPEG_CGC_GATE__JPEG2_DEC_MASK
311 |JPEG_CGC_GATE__JPEG_ENC_MASK
312 |JPEG_CGC_GATE__JMCIF_MASK
313 |JPEG_CGC_GATE__JRBBM_MASK);
314 WREG32_SOC15(JPEG, inst, mmJPEG_CGC_GATE, data);
315}
316
317/**
318 * jpeg_v2_5_start - start JPEG block
319 *
320 * @adev: amdgpu_device pointer
321 *
322 * Setup and start the JPEG block
323 */
324static int jpeg_v2_5_start(struct amdgpu_device *adev)
325{
326 struct amdgpu_ring *ring;
327 int i;
328
329 for (i = 0; i < adev->jpeg.num_jpeg_inst; ++i) {
330 if (adev->jpeg.harvest_config & (1 << i))
331 continue;
332
333 ring = adev->jpeg.inst[i].ring_dec;
334 /* disable anti hang mechanism */
335 WREG32_P(SOC15_REG_OFFSET(JPEG, i, mmUVD_JPEG_POWER_STATUS), 0,
336 ~UVD_JPEG_POWER_STATUS__JPEG_POWER_STATUS_MASK);
337
338 /* JPEG disable CGC */
339 jpeg_v2_5_disable_clock_gating(adev, i);
340
341 /* MJPEG global tiling registers */
342 WREG32_SOC15(JPEG, i, mmJPEG_DEC_GFX8_ADDR_CONFIG,
343 adev->gfx.config.gb_addr_config);
344 WREG32_SOC15(JPEG, i, mmJPEG_DEC_GFX10_ADDR_CONFIG,
345 adev->gfx.config.gb_addr_config);
346
347 /* enable JMI channel */
348 WREG32_P(SOC15_REG_OFFSET(JPEG, i, mmUVD_JMI_CNTL), 0,
349 ~UVD_JMI_CNTL__SOFT_RESET_MASK);
350
351 /* enable System Interrupt for JRBC */
352 WREG32_P(SOC15_REG_OFFSET(JPEG, i, mmJPEG_SYS_INT_EN),
353 JPEG_SYS_INT_EN__DJRBC_MASK,
354 ~JPEG_SYS_INT_EN__DJRBC_MASK);
355
356 WREG32_SOC15(JPEG, i, mmUVD_LMI_JRBC_RB_VMID, 0);
357 WREG32_SOC15(JPEG, i, mmUVD_JRBC_RB_CNTL, (0x00000001L | 0x00000002L));
358 WREG32_SOC15(JPEG, i, mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW,
359 lower_32_bits(ring->gpu_addr));
360 WREG32_SOC15(JPEG, i, mmUVD_LMI_JRBC_RB_64BIT_BAR_HIGH,
361 upper_32_bits(ring->gpu_addr));
362 WREG32_SOC15(JPEG, i, mmUVD_JRBC_RB_RPTR, 0);
363 WREG32_SOC15(JPEG, i, mmUVD_JRBC_RB_WPTR, 0);
364 WREG32_SOC15(JPEG, i, mmUVD_JRBC_RB_CNTL, 0x00000002L);
365 WREG32_SOC15(JPEG, i, mmUVD_JRBC_RB_SIZE, ring->ring_size / 4);
366 ring->wptr = RREG32_SOC15(JPEG, i, mmUVD_JRBC_RB_WPTR);
367 }
368
369 return 0;
370}
371
372/**
373 * jpeg_v2_5_stop - stop JPEG block
374 *
375 * @adev: amdgpu_device pointer
376 *
377 * stop the JPEG block
378 */
379static int jpeg_v2_5_stop(struct amdgpu_device *adev)
380{
381 int i;
382
383 for (i = 0; i < adev->jpeg.num_jpeg_inst; ++i) {
384 if (adev->jpeg.harvest_config & (1 << i))
385 continue;
386
387 /* reset JMI */
388 WREG32_P(SOC15_REG_OFFSET(JPEG, i, mmUVD_JMI_CNTL),
389 UVD_JMI_CNTL__SOFT_RESET_MASK,
390 ~UVD_JMI_CNTL__SOFT_RESET_MASK);
391
392 jpeg_v2_5_enable_clock_gating(adev, i);
393
394 /* enable anti hang mechanism */
395 WREG32_P(SOC15_REG_OFFSET(JPEG, i, mmUVD_JPEG_POWER_STATUS),
396 UVD_JPEG_POWER_STATUS__JPEG_POWER_STATUS_MASK,
397 ~UVD_JPEG_POWER_STATUS__JPEG_POWER_STATUS_MASK);
398 }
399
400 return 0;
401}
402
403/**
404 * jpeg_v2_5_dec_ring_get_rptr - get read pointer
405 *
406 * @ring: amdgpu_ring pointer
407 *
408 * Returns the current hardware read pointer
409 */
410static uint64_t jpeg_v2_5_dec_ring_get_rptr(struct amdgpu_ring *ring)
411{
412 struct amdgpu_device *adev = ring->adev;
413
414 return RREG32_SOC15(JPEG, ring->me, mmUVD_JRBC_RB_RPTR);
415}
416
417/**
418 * jpeg_v2_5_dec_ring_get_wptr - get write pointer
419 *
420 * @ring: amdgpu_ring pointer
421 *
422 * Returns the current hardware write pointer
423 */
424static uint64_t jpeg_v2_5_dec_ring_get_wptr(struct amdgpu_ring *ring)
425{
426 struct amdgpu_device *adev = ring->adev;
427
428 if (ring->use_doorbell)
429 return *ring->wptr_cpu_addr;
430 else
431 return RREG32_SOC15(JPEG, ring->me, mmUVD_JRBC_RB_WPTR);
432}
433
434/**
435 * jpeg_v2_5_dec_ring_set_wptr - set write pointer
436 *
437 * @ring: amdgpu_ring pointer
438 *
439 * Commits the write pointer to the hardware
440 */
441static void jpeg_v2_5_dec_ring_set_wptr(struct amdgpu_ring *ring)
442{
443 struct amdgpu_device *adev = ring->adev;
444
445 if (ring->use_doorbell) {
446 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr);
447 WDOORBELL32(ring->doorbell_index, lower_32_bits(ring->wptr));
448 } else {
449 WREG32_SOC15(JPEG, ring->me, mmUVD_JRBC_RB_WPTR, lower_32_bits(ring->wptr));
450 }
451}
452
453/**
454 * jpeg_v2_6_dec_ring_insert_start - insert a start command
455 *
456 * @ring: amdgpu_ring pointer
457 *
458 * Write a start command to the ring.
459 */
460static void jpeg_v2_6_dec_ring_insert_start(struct amdgpu_ring *ring)
461{
462 amdgpu_ring_write(ring, PACKETJ(mmUVD_JRBC_EXTERNAL_REG_INTERNAL_OFFSET,
463 0, 0, PACKETJ_TYPE0));
464 amdgpu_ring_write(ring, 0x6aa04); /* PCTL0_MMHUB_DEEPSLEEP_IB */
465
466 amdgpu_ring_write(ring, PACKETJ(JRBC_DEC_EXTERNAL_REG_WRITE_ADDR,
467 0, 0, PACKETJ_TYPE0));
468 amdgpu_ring_write(ring, 0x80000000 | (1 << (ring->me * 2 + 14)));
469}
470
471/**
472 * jpeg_v2_6_dec_ring_insert_end - insert a end command
473 *
474 * @ring: amdgpu_ring pointer
475 *
476 * Write a end command to the ring.
477 */
478static void jpeg_v2_6_dec_ring_insert_end(struct amdgpu_ring *ring)
479{
480 amdgpu_ring_write(ring, PACKETJ(mmUVD_JRBC_EXTERNAL_REG_INTERNAL_OFFSET,
481 0, 0, PACKETJ_TYPE0));
482 amdgpu_ring_write(ring, 0x6aa04); /* PCTL0_MMHUB_DEEPSLEEP_IB */
483
484 amdgpu_ring_write(ring, PACKETJ(JRBC_DEC_EXTERNAL_REG_WRITE_ADDR,
485 0, 0, PACKETJ_TYPE0));
486 amdgpu_ring_write(ring, (1 << (ring->me * 2 + 14)));
487}
488
489static bool jpeg_v2_5_is_idle(void *handle)
490{
491 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
492 int i, ret = 1;
493
494 for (i = 0; i < adev->jpeg.num_jpeg_inst; ++i) {
495 if (adev->jpeg.harvest_config & (1 << i))
496 continue;
497
498 ret &= (((RREG32_SOC15(JPEG, i, mmUVD_JRBC_STATUS) &
499 UVD_JRBC_STATUS__RB_JOB_DONE_MASK) ==
500 UVD_JRBC_STATUS__RB_JOB_DONE_MASK));
501 }
502
503 return ret;
504}
505
506static int jpeg_v2_5_wait_for_idle(void *handle)
507{
508 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
509 int i, ret;
510
511 for (i = 0; i < adev->jpeg.num_jpeg_inst; ++i) {
512 if (adev->jpeg.harvest_config & (1 << i))
513 continue;
514
515 ret = SOC15_WAIT_ON_RREG(JPEG, i, mmUVD_JRBC_STATUS,
516 UVD_JRBC_STATUS__RB_JOB_DONE_MASK,
517 UVD_JRBC_STATUS__RB_JOB_DONE_MASK);
518 if (ret)
519 return ret;
520 }
521
522 return 0;
523}
524
525static int jpeg_v2_5_set_clockgating_state(void *handle,
526 enum amd_clockgating_state state)
527{
528 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
529 bool enable = (state == AMD_CG_STATE_GATE);
530 int i;
531
532 for (i = 0; i < adev->jpeg.num_jpeg_inst; ++i) {
533 if (adev->jpeg.harvest_config & (1 << i))
534 continue;
535
536 if (enable) {
537 if (!jpeg_v2_5_is_idle(handle))
538 return -EBUSY;
539 jpeg_v2_5_enable_clock_gating(adev, i);
540 } else {
541 jpeg_v2_5_disable_clock_gating(adev, i);
542 }
543 }
544
545 return 0;
546}
547
548static int jpeg_v2_5_set_powergating_state(void *handle,
549 enum amd_powergating_state state)
550{
551 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
552 int ret;
553
554 if (state == adev->jpeg.cur_state)
555 return 0;
556
557 if (state == AMD_PG_STATE_GATE)
558 ret = jpeg_v2_5_stop(adev);
559 else
560 ret = jpeg_v2_5_start(adev);
561
562 if (!ret)
563 adev->jpeg.cur_state = state;
564
565 return ret;
566}
567
568static int jpeg_v2_5_set_interrupt_state(struct amdgpu_device *adev,
569 struct amdgpu_irq_src *source,
570 unsigned type,
571 enum amdgpu_interrupt_state state)
572{
573 return 0;
574}
575
576static int jpeg_v2_6_set_ras_interrupt_state(struct amdgpu_device *adev,
577 struct amdgpu_irq_src *source,
578 unsigned int type,
579 enum amdgpu_interrupt_state state)
580{
581 return 0;
582}
583
584static int jpeg_v2_5_process_interrupt(struct amdgpu_device *adev,
585 struct amdgpu_irq_src *source,
586 struct amdgpu_iv_entry *entry)
587{
588 uint32_t ip_instance;
589
590 switch (entry->client_id) {
591 case SOC15_IH_CLIENTID_VCN:
592 ip_instance = 0;
593 break;
594 case SOC15_IH_CLIENTID_VCN1:
595 ip_instance = 1;
596 break;
597 default:
598 DRM_ERROR("Unhandled client id: %d\n", entry->client_id);
599 return 0;
600 }
601
602 DRM_DEBUG("IH: JPEG TRAP\n");
603
604 switch (entry->src_id) {
605 case VCN_2_0__SRCID__JPEG_DECODE:
606 amdgpu_fence_process(adev->jpeg.inst[ip_instance].ring_dec);
607 break;
608 default:
609 DRM_ERROR("Unhandled interrupt: %d %d\n",
610 entry->src_id, entry->src_data[0]);
611 break;
612 }
613
614 return 0;
615}
616
617static const struct amd_ip_funcs jpeg_v2_5_ip_funcs = {
618 .name = "jpeg_v2_5",
619 .early_init = jpeg_v2_5_early_init,
620 .late_init = NULL,
621 .sw_init = jpeg_v2_5_sw_init,
622 .sw_fini = jpeg_v2_5_sw_fini,
623 .hw_init = jpeg_v2_5_hw_init,
624 .hw_fini = jpeg_v2_5_hw_fini,
625 .suspend = jpeg_v2_5_suspend,
626 .resume = jpeg_v2_5_resume,
627 .is_idle = jpeg_v2_5_is_idle,
628 .wait_for_idle = jpeg_v2_5_wait_for_idle,
629 .check_soft_reset = NULL,
630 .pre_soft_reset = NULL,
631 .soft_reset = NULL,
632 .post_soft_reset = NULL,
633 .set_clockgating_state = jpeg_v2_5_set_clockgating_state,
634 .set_powergating_state = jpeg_v2_5_set_powergating_state,
635};
636
637static const struct amd_ip_funcs jpeg_v2_6_ip_funcs = {
638 .name = "jpeg_v2_6",
639 .early_init = jpeg_v2_5_early_init,
640 .late_init = NULL,
641 .sw_init = jpeg_v2_5_sw_init,
642 .sw_fini = jpeg_v2_5_sw_fini,
643 .hw_init = jpeg_v2_5_hw_init,
644 .hw_fini = jpeg_v2_5_hw_fini,
645 .suspend = jpeg_v2_5_suspend,
646 .resume = jpeg_v2_5_resume,
647 .is_idle = jpeg_v2_5_is_idle,
648 .wait_for_idle = jpeg_v2_5_wait_for_idle,
649 .check_soft_reset = NULL,
650 .pre_soft_reset = NULL,
651 .soft_reset = NULL,
652 .post_soft_reset = NULL,
653 .set_clockgating_state = jpeg_v2_5_set_clockgating_state,
654 .set_powergating_state = jpeg_v2_5_set_powergating_state,
655};
656
657static const struct amdgpu_ring_funcs jpeg_v2_5_dec_ring_vm_funcs = {
658 .type = AMDGPU_RING_TYPE_VCN_JPEG,
659 .align_mask = 0xf,
660 .get_rptr = jpeg_v2_5_dec_ring_get_rptr,
661 .get_wptr = jpeg_v2_5_dec_ring_get_wptr,
662 .set_wptr = jpeg_v2_5_dec_ring_set_wptr,
663 .emit_frame_size =
664 SOC15_FLUSH_GPU_TLB_NUM_WREG * 6 +
665 SOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 8 +
666 8 + /* jpeg_v2_5_dec_ring_emit_vm_flush */
667 18 + 18 + /* jpeg_v2_5_dec_ring_emit_fence x2 vm fence */
668 8 + 16,
669 .emit_ib_size = 22, /* jpeg_v2_5_dec_ring_emit_ib */
670 .emit_ib = jpeg_v2_0_dec_ring_emit_ib,
671 .emit_fence = jpeg_v2_0_dec_ring_emit_fence,
672 .emit_vm_flush = jpeg_v2_0_dec_ring_emit_vm_flush,
673 .test_ring = amdgpu_jpeg_dec_ring_test_ring,
674 .test_ib = amdgpu_jpeg_dec_ring_test_ib,
675 .insert_nop = jpeg_v2_0_dec_ring_nop,
676 .insert_start = jpeg_v2_0_dec_ring_insert_start,
677 .insert_end = jpeg_v2_0_dec_ring_insert_end,
678 .pad_ib = amdgpu_ring_generic_pad_ib,
679 .begin_use = amdgpu_jpeg_ring_begin_use,
680 .end_use = amdgpu_jpeg_ring_end_use,
681 .emit_wreg = jpeg_v2_0_dec_ring_emit_wreg,
682 .emit_reg_wait = jpeg_v2_0_dec_ring_emit_reg_wait,
683 .emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,
684};
685
686static const struct amdgpu_ring_funcs jpeg_v2_6_dec_ring_vm_funcs = {
687 .type = AMDGPU_RING_TYPE_VCN_JPEG,
688 .align_mask = 0xf,
689 .get_rptr = jpeg_v2_5_dec_ring_get_rptr,
690 .get_wptr = jpeg_v2_5_dec_ring_get_wptr,
691 .set_wptr = jpeg_v2_5_dec_ring_set_wptr,
692 .emit_frame_size =
693 SOC15_FLUSH_GPU_TLB_NUM_WREG * 6 +
694 SOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 8 +
695 8 + /* jpeg_v2_5_dec_ring_emit_vm_flush */
696 18 + 18 + /* jpeg_v2_5_dec_ring_emit_fence x2 vm fence */
697 8 + 16,
698 .emit_ib_size = 22, /* jpeg_v2_5_dec_ring_emit_ib */
699 .emit_ib = jpeg_v2_0_dec_ring_emit_ib,
700 .emit_fence = jpeg_v2_0_dec_ring_emit_fence,
701 .emit_vm_flush = jpeg_v2_0_dec_ring_emit_vm_flush,
702 .test_ring = amdgpu_jpeg_dec_ring_test_ring,
703 .test_ib = amdgpu_jpeg_dec_ring_test_ib,
704 .insert_nop = jpeg_v2_0_dec_ring_nop,
705 .insert_start = jpeg_v2_6_dec_ring_insert_start,
706 .insert_end = jpeg_v2_6_dec_ring_insert_end,
707 .pad_ib = amdgpu_ring_generic_pad_ib,
708 .begin_use = amdgpu_jpeg_ring_begin_use,
709 .end_use = amdgpu_jpeg_ring_end_use,
710 .emit_wreg = jpeg_v2_0_dec_ring_emit_wreg,
711 .emit_reg_wait = jpeg_v2_0_dec_ring_emit_reg_wait,
712 .emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,
713};
714
715static void jpeg_v2_5_set_dec_ring_funcs(struct amdgpu_device *adev)
716{
717 int i;
718
719 for (i = 0; i < adev->jpeg.num_jpeg_inst; ++i) {
720 if (adev->jpeg.harvest_config & (1 << i))
721 continue;
722 if (adev->asic_type == CHIP_ARCTURUS)
723 adev->jpeg.inst[i].ring_dec->funcs = &jpeg_v2_5_dec_ring_vm_funcs;
724 else /* CHIP_ALDEBARAN */
725 adev->jpeg.inst[i].ring_dec->funcs = &jpeg_v2_6_dec_ring_vm_funcs;
726 adev->jpeg.inst[i].ring_dec->me = i;
727 DRM_INFO("JPEG(%d) JPEG decode is enabled in VM mode\n", i);
728 }
729}
730
731static const struct amdgpu_irq_src_funcs jpeg_v2_5_irq_funcs = {
732 .set = jpeg_v2_5_set_interrupt_state,
733 .process = jpeg_v2_5_process_interrupt,
734};
735
736static const struct amdgpu_irq_src_funcs jpeg_v2_6_ras_irq_funcs = {
737 .set = jpeg_v2_6_set_ras_interrupt_state,
738 .process = amdgpu_jpeg_process_poison_irq,
739};
740
741static void jpeg_v2_5_set_irq_funcs(struct amdgpu_device *adev)
742{
743 int i;
744
745 for (i = 0; i < adev->jpeg.num_jpeg_inst; ++i) {
746 if (adev->jpeg.harvest_config & (1 << i))
747 continue;
748
749 adev->jpeg.inst[i].irq.num_types = 1;
750 adev->jpeg.inst[i].irq.funcs = &jpeg_v2_5_irq_funcs;
751
752 adev->jpeg.inst[i].ras_poison_irq.num_types = 1;
753 adev->jpeg.inst[i].ras_poison_irq.funcs = &jpeg_v2_6_ras_irq_funcs;
754 }
755}
756
757const struct amdgpu_ip_block_version jpeg_v2_5_ip_block = {
758 .type = AMD_IP_BLOCK_TYPE_JPEG,
759 .major = 2,
760 .minor = 5,
761 .rev = 0,
762 .funcs = &jpeg_v2_5_ip_funcs,
763};
764
765const struct amdgpu_ip_block_version jpeg_v2_6_ip_block = {
766 .type = AMD_IP_BLOCK_TYPE_JPEG,
767 .major = 2,
768 .minor = 6,
769 .rev = 0,
770 .funcs = &jpeg_v2_6_ip_funcs,
771};
772
773static uint32_t jpeg_v2_6_query_poison_by_instance(struct amdgpu_device *adev,
774 uint32_t instance, uint32_t sub_block)
775{
776 uint32_t poison_stat = 0, reg_value = 0;
777
778 switch (sub_block) {
779 case AMDGPU_JPEG_V2_6_JPEG0:
780 reg_value = RREG32_SOC15(JPEG, instance, mmUVD_RAS_JPEG0_STATUS);
781 poison_stat = REG_GET_FIELD(reg_value, UVD_RAS_JPEG0_STATUS, POISONED_PF);
782 break;
783 case AMDGPU_JPEG_V2_6_JPEG1:
784 reg_value = RREG32_SOC15(JPEG, instance, mmUVD_RAS_JPEG1_STATUS);
785 poison_stat = REG_GET_FIELD(reg_value, UVD_RAS_JPEG1_STATUS, POISONED_PF);
786 break;
787 default:
788 break;
789 }
790
791 if (poison_stat)
792 dev_info(adev->dev, "Poison detected in JPEG%d sub_block%d\n",
793 instance, sub_block);
794
795 return poison_stat;
796}
797
798static bool jpeg_v2_6_query_ras_poison_status(struct amdgpu_device *adev)
799{
800 uint32_t inst = 0, sub = 0, poison_stat = 0;
801
802 for (inst = 0; inst < adev->jpeg.num_jpeg_inst; inst++)
803 for (sub = 0; sub < AMDGPU_JPEG_V2_6_MAX_SUB_BLOCK; sub++)
804 poison_stat +=
805 jpeg_v2_6_query_poison_by_instance(adev, inst, sub);
806
807 return !!poison_stat;
808}
809
810const struct amdgpu_ras_block_hw_ops jpeg_v2_6_ras_hw_ops = {
811 .query_poison_status = jpeg_v2_6_query_ras_poison_status,
812};
813
814static struct amdgpu_jpeg_ras jpeg_v2_6_ras = {
815 .ras_block = {
816 .hw_ops = &jpeg_v2_6_ras_hw_ops,
817 .ras_late_init = amdgpu_jpeg_ras_late_init,
818 },
819};
820
821static void jpeg_v2_5_set_ras_funcs(struct amdgpu_device *adev)
822{
823 switch (amdgpu_ip_version(adev, JPEG_HWIP, 0)) {
824 case IP_VERSION(2, 6, 0):
825 adev->jpeg.ras = &jpeg_v2_6_ras;
826 break;
827 default:
828 break;
829 }
830}