Loading...
1/*
2 * Copyright 2019 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23#include <linux/firmware.h>
24#include <linux/pci.h>
25
26#include <drm/drm_cache.h>
27
28#include "amdgpu.h"
29#include "amdgpu_atomfirmware.h"
30#include "gmc_v10_0.h"
31#include "umc_v8_7.h"
32
33#include "athub/athub_2_0_0_sh_mask.h"
34#include "athub/athub_2_0_0_offset.h"
35#include "dcn/dcn_2_0_0_offset.h"
36#include "dcn/dcn_2_0_0_sh_mask.h"
37#include "oss/osssys_5_0_0_offset.h"
38#include "ivsrcid/vmc/irqsrcs_vmc_1_0.h"
39#include "navi10_enum.h"
40
41#include "soc15.h"
42#include "soc15d.h"
43#include "soc15_common.h"
44
45#include "nbio_v2_3.h"
46
47#include "gfxhub_v2_0.h"
48#include "gfxhub_v2_1.h"
49#include "mmhub_v2_0.h"
50#include "mmhub_v2_3.h"
51#include "athub_v2_0.h"
52#include "athub_v2_1.h"
53
54static int gmc_v10_0_ecc_interrupt_state(struct amdgpu_device *adev,
55 struct amdgpu_irq_src *src,
56 unsigned int type,
57 enum amdgpu_interrupt_state state)
58{
59 return 0;
60}
61
62static int
63gmc_v10_0_vm_fault_interrupt_state(struct amdgpu_device *adev,
64 struct amdgpu_irq_src *src, unsigned int type,
65 enum amdgpu_interrupt_state state)
66{
67 switch (state) {
68 case AMDGPU_IRQ_STATE_DISABLE:
69 /* MM HUB */
70 amdgpu_gmc_set_vm_fault_masks(adev, AMDGPU_MMHUB0(0), false);
71 /* GFX HUB */
72 /* This works because this interrupt is only
73 * enabled at init/resume and disabled in
74 * fini/suspend, so the overall state doesn't
75 * change over the course of suspend/resume.
76 */
77 if (!adev->in_s0ix)
78 amdgpu_gmc_set_vm_fault_masks(adev, AMDGPU_GFXHUB(0), false);
79 break;
80 case AMDGPU_IRQ_STATE_ENABLE:
81 /* MM HUB */
82 amdgpu_gmc_set_vm_fault_masks(adev, AMDGPU_MMHUB0(0), true);
83 /* GFX HUB */
84 /* This works because this interrupt is only
85 * enabled at init/resume and disabled in
86 * fini/suspend, so the overall state doesn't
87 * change over the course of suspend/resume.
88 */
89 if (!adev->in_s0ix)
90 amdgpu_gmc_set_vm_fault_masks(adev, AMDGPU_GFXHUB(0), true);
91 break;
92 default:
93 break;
94 }
95
96 return 0;
97}
98
99static int gmc_v10_0_process_interrupt(struct amdgpu_device *adev,
100 struct amdgpu_irq_src *source,
101 struct amdgpu_iv_entry *entry)
102{
103 uint32_t vmhub_index = entry->client_id == SOC15_IH_CLIENTID_VMC ?
104 AMDGPU_MMHUB0(0) : AMDGPU_GFXHUB(0);
105 struct amdgpu_vmhub *hub = &adev->vmhub[vmhub_index];
106 bool retry_fault = !!(entry->src_data[1] & 0x80);
107 bool write_fault = !!(entry->src_data[1] & 0x20);
108 struct amdgpu_task_info task_info;
109 uint32_t status = 0;
110 u64 addr;
111
112 addr = (u64)entry->src_data[0] << 12;
113 addr |= ((u64)entry->src_data[1] & 0xf) << 44;
114
115 if (retry_fault) {
116 /* Returning 1 here also prevents sending the IV to the KFD */
117
118 /* Process it onyl if it's the first fault for this address */
119 if (entry->ih != &adev->irq.ih_soft &&
120 amdgpu_gmc_filter_faults(adev, entry->ih, addr, entry->pasid,
121 entry->timestamp))
122 return 1;
123
124 /* Delegate it to a different ring if the hardware hasn't
125 * already done it.
126 */
127 if (entry->ih == &adev->irq.ih) {
128 amdgpu_irq_delegate(adev, entry, 8);
129 return 1;
130 }
131
132 /* Try to handle the recoverable page faults by filling page
133 * tables
134 */
135 if (amdgpu_vm_handle_fault(adev, entry->pasid, 0, 0, addr, write_fault))
136 return 1;
137 }
138
139 if (!amdgpu_sriov_vf(adev)) {
140 /*
141 * Issue a dummy read to wait for the status register to
142 * be updated to avoid reading an incorrect value due to
143 * the new fast GRBM interface.
144 */
145 if ((entry->vmid_src == AMDGPU_GFXHUB(0)) &&
146 (amdgpu_ip_version(adev, GC_HWIP, 0) <
147 IP_VERSION(10, 3, 0)))
148 RREG32(hub->vm_l2_pro_fault_status);
149
150 status = RREG32(hub->vm_l2_pro_fault_status);
151 WREG32_P(hub->vm_l2_pro_fault_cntl, 1, ~1);
152
153 amdgpu_vm_update_fault_cache(adev, entry->pasid, addr, status,
154 entry->vmid_src ? AMDGPU_MMHUB0(0) : AMDGPU_GFXHUB(0));
155 }
156
157 if (!printk_ratelimit())
158 return 0;
159
160 memset(&task_info, 0, sizeof(struct amdgpu_task_info));
161 amdgpu_vm_get_task_info(adev, entry->pasid, &task_info);
162
163 dev_err(adev->dev,
164 "[%s] page fault (src_id:%u ring:%u vmid:%u pasid:%u, for process %s pid %d thread %s pid %d)\n",
165 entry->vmid_src ? "mmhub" : "gfxhub",
166 entry->src_id, entry->ring_id, entry->vmid,
167 entry->pasid, task_info.process_name, task_info.tgid,
168 task_info.task_name, task_info.pid);
169 dev_err(adev->dev, " in page starting at address 0x%016llx from client 0x%x (%s)\n",
170 addr, entry->client_id,
171 soc15_ih_clientid_name[entry->client_id]);
172
173 if (!amdgpu_sriov_vf(adev))
174 hub->vmhub_funcs->print_l2_protection_fault_status(adev,
175 status);
176
177 return 0;
178}
179
180static const struct amdgpu_irq_src_funcs gmc_v10_0_irq_funcs = {
181 .set = gmc_v10_0_vm_fault_interrupt_state,
182 .process = gmc_v10_0_process_interrupt,
183};
184
185static const struct amdgpu_irq_src_funcs gmc_v10_0_ecc_funcs = {
186 .set = gmc_v10_0_ecc_interrupt_state,
187 .process = amdgpu_umc_process_ecc_irq,
188};
189
190static void gmc_v10_0_set_irq_funcs(struct amdgpu_device *adev)
191{
192 adev->gmc.vm_fault.num_types = 1;
193 adev->gmc.vm_fault.funcs = &gmc_v10_0_irq_funcs;
194
195 if (!amdgpu_sriov_vf(adev)) {
196 adev->gmc.ecc_irq.num_types = 1;
197 adev->gmc.ecc_irq.funcs = &gmc_v10_0_ecc_funcs;
198 }
199}
200
201/**
202 * gmc_v10_0_use_invalidate_semaphore - judge whether to use semaphore
203 *
204 * @adev: amdgpu_device pointer
205 * @vmhub: vmhub type
206 *
207 */
208static bool gmc_v10_0_use_invalidate_semaphore(struct amdgpu_device *adev,
209 uint32_t vmhub)
210{
211 return ((vmhub == AMDGPU_MMHUB0(0)) &&
212 (!amdgpu_sriov_vf(adev)));
213}
214
215static bool gmc_v10_0_get_atc_vmid_pasid_mapping_info(
216 struct amdgpu_device *adev,
217 uint8_t vmid, uint16_t *p_pasid)
218{
219 uint32_t value;
220
221 value = RREG32(SOC15_REG_OFFSET(ATHUB, 0, mmATC_VMID0_PASID_MAPPING)
222 + vmid);
223 *p_pasid = value & ATC_VMID0_PASID_MAPPING__PASID_MASK;
224
225 return !!(value & ATC_VMID0_PASID_MAPPING__VALID_MASK);
226}
227
228/*
229 * GART
230 * VMID 0 is the physical GPU addresses as used by the kernel.
231 * VMIDs 1-15 are used for userspace clients and are handled
232 * by the amdgpu vm/hsa code.
233 */
234
235/**
236 * gmc_v10_0_flush_gpu_tlb - gart tlb flush callback
237 *
238 * @adev: amdgpu_device pointer
239 * @vmid: vm instance to flush
240 * @vmhub: vmhub type
241 * @flush_type: the flush type
242 *
243 * Flush the TLB for the requested page table.
244 */
245static void gmc_v10_0_flush_gpu_tlb(struct amdgpu_device *adev, uint32_t vmid,
246 uint32_t vmhub, uint32_t flush_type)
247{
248 bool use_semaphore = gmc_v10_0_use_invalidate_semaphore(adev, vmhub);
249 struct amdgpu_vmhub *hub = &adev->vmhub[vmhub];
250 u32 inv_req = hub->vmhub_funcs->get_invalidate_req(vmid, flush_type);
251 /* Use register 17 for GART */
252 const unsigned int eng = 17;
253 unsigned char hub_ip = 0;
254 u32 sem, req, ack;
255 unsigned int i;
256 u32 tmp;
257
258 sem = hub->vm_inv_eng0_sem + hub->eng_distance * eng;
259 req = hub->vm_inv_eng0_req + hub->eng_distance * eng;
260 ack = hub->vm_inv_eng0_ack + hub->eng_distance * eng;
261
262 /* flush hdp cache */
263 adev->hdp.funcs->flush_hdp(adev, NULL);
264
265 /* For SRIOV run time, driver shouldn't access the register through MMIO
266 * Directly use kiq to do the vm invalidation instead
267 */
268 if (adev->gfx.kiq[0].ring.sched.ready && !adev->enable_mes &&
269 (amdgpu_sriov_runtime(adev) || !amdgpu_sriov_vf(adev))) {
270 amdgpu_virt_kiq_reg_write_reg_wait(adev, req, ack, inv_req,
271 1 << vmid, GET_INST(GC, 0));
272 return;
273 }
274
275 hub_ip = (vmhub == AMDGPU_GFXHUB(0)) ? GC_HWIP : MMHUB_HWIP;
276
277 spin_lock(&adev->gmc.invalidate_lock);
278 /*
279 * It may lose gpuvm invalidate acknowldege state across power-gating
280 * off cycle, add semaphore acquire before invalidation and semaphore
281 * release after invalidation to avoid entering power gated state
282 * to WA the Issue
283 */
284
285 /* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
286 if (use_semaphore) {
287 for (i = 0; i < adev->usec_timeout; i++) {
288 /* a read return value of 1 means semaphore acuqire */
289 tmp = RREG32_RLC_NO_KIQ(sem, hub_ip);
290 if (tmp & 0x1)
291 break;
292 udelay(1);
293 }
294
295 if (i >= adev->usec_timeout)
296 DRM_ERROR("Timeout waiting for sem acquire in VM flush!\n");
297 }
298
299 WREG32_RLC_NO_KIQ(req, inv_req, hub_ip);
300
301 /*
302 * Issue a dummy read to wait for the ACK register to be cleared
303 * to avoid a false ACK due to the new fast GRBM interface.
304 */
305 if ((vmhub == AMDGPU_GFXHUB(0)) &&
306 (amdgpu_ip_version(adev, GC_HWIP, 0) < IP_VERSION(10, 3, 0)))
307 RREG32_RLC_NO_KIQ(req, hub_ip);
308
309 /* Wait for ACK with a delay.*/
310 for (i = 0; i < adev->usec_timeout; i++) {
311 tmp = RREG32_RLC_NO_KIQ(ack, hub_ip);
312 tmp &= 1 << vmid;
313 if (tmp)
314 break;
315
316 udelay(1);
317 }
318
319 /* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
320 if (use_semaphore)
321 WREG32_RLC_NO_KIQ(sem, 0, hub_ip);
322
323 spin_unlock(&adev->gmc.invalidate_lock);
324
325 if (i >= adev->usec_timeout)
326 dev_err(adev->dev, "Timeout waiting for VM flush hub: %d!\n",
327 vmhub);
328}
329
330/**
331 * gmc_v10_0_flush_gpu_tlb_pasid - tlb flush via pasid
332 *
333 * @adev: amdgpu_device pointer
334 * @pasid: pasid to be flush
335 * @flush_type: the flush type
336 * @all_hub: Used with PACKET3_INVALIDATE_TLBS_ALL_HUB()
337 * @inst: is used to select which instance of KIQ to use for the invalidation
338 *
339 * Flush the TLB for the requested pasid.
340 */
341static void gmc_v10_0_flush_gpu_tlb_pasid(struct amdgpu_device *adev,
342 uint16_t pasid, uint32_t flush_type,
343 bool all_hub, uint32_t inst)
344{
345 uint16_t queried;
346 int vmid, i;
347
348 for (vmid = 1; vmid < AMDGPU_NUM_VMID; vmid++) {
349 bool valid;
350
351 valid = gmc_v10_0_get_atc_vmid_pasid_mapping_info(adev, vmid,
352 &queried);
353 if (!valid || queried != pasid)
354 continue;
355
356 if (all_hub) {
357 for_each_set_bit(i, adev->vmhubs_mask,
358 AMDGPU_MAX_VMHUBS)
359 gmc_v10_0_flush_gpu_tlb(adev, vmid, i,
360 flush_type);
361 } else {
362 gmc_v10_0_flush_gpu_tlb(adev, vmid, AMDGPU_GFXHUB(0),
363 flush_type);
364 }
365 }
366}
367
368static uint64_t gmc_v10_0_emit_flush_gpu_tlb(struct amdgpu_ring *ring,
369 unsigned int vmid, uint64_t pd_addr)
370{
371 bool use_semaphore = gmc_v10_0_use_invalidate_semaphore(ring->adev, ring->vm_hub);
372 struct amdgpu_vmhub *hub = &ring->adev->vmhub[ring->vm_hub];
373 uint32_t req = hub->vmhub_funcs->get_invalidate_req(vmid, 0);
374 unsigned int eng = ring->vm_inv_eng;
375
376 /*
377 * It may lose gpuvm invalidate acknowldege state across power-gating
378 * off cycle, add semaphore acquire before invalidation and semaphore
379 * release after invalidation to avoid entering power gated state
380 * to WA the Issue
381 */
382
383 /* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
384 if (use_semaphore)
385 /* a read return value of 1 means semaphore acuqire */
386 amdgpu_ring_emit_reg_wait(ring,
387 hub->vm_inv_eng0_sem +
388 hub->eng_distance * eng, 0x1, 0x1);
389
390 amdgpu_ring_emit_wreg(ring, hub->ctx0_ptb_addr_lo32 +
391 (hub->ctx_addr_distance * vmid),
392 lower_32_bits(pd_addr));
393
394 amdgpu_ring_emit_wreg(ring, hub->ctx0_ptb_addr_hi32 +
395 (hub->ctx_addr_distance * vmid),
396 upper_32_bits(pd_addr));
397
398 amdgpu_ring_emit_reg_write_reg_wait(ring, hub->vm_inv_eng0_req +
399 hub->eng_distance * eng,
400 hub->vm_inv_eng0_ack +
401 hub->eng_distance * eng,
402 req, 1 << vmid);
403
404 /* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
405 if (use_semaphore)
406 /*
407 * add semaphore release after invalidation,
408 * write with 0 means semaphore release
409 */
410 amdgpu_ring_emit_wreg(ring, hub->vm_inv_eng0_sem +
411 hub->eng_distance * eng, 0);
412
413 return pd_addr;
414}
415
416static void gmc_v10_0_emit_pasid_mapping(struct amdgpu_ring *ring, unsigned int vmid,
417 unsigned int pasid)
418{
419 struct amdgpu_device *adev = ring->adev;
420 uint32_t reg;
421
422 /* MES fw manages IH_VMID_x_LUT updating */
423 if (ring->is_mes_queue)
424 return;
425
426 if (ring->vm_hub == AMDGPU_GFXHUB(0))
427 reg = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_VMID_0_LUT) + vmid;
428 else
429 reg = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_VMID_0_LUT_MM) + vmid;
430
431 amdgpu_ring_emit_wreg(ring, reg, pasid);
432}
433
434/*
435 * PTE format on NAVI 10:
436 * 63:59 reserved
437 * 58 reserved and for sienna_cichlid is used for MALL noalloc
438 * 57 reserved
439 * 56 F
440 * 55 L
441 * 54 reserved
442 * 53:52 SW
443 * 51 T
444 * 50:48 mtype
445 * 47:12 4k physical page base address
446 * 11:7 fragment
447 * 6 write
448 * 5 read
449 * 4 exe
450 * 3 Z
451 * 2 snooped
452 * 1 system
453 * 0 valid
454 *
455 * PDE format on NAVI 10:
456 * 63:59 block fragment size
457 * 58:55 reserved
458 * 54 P
459 * 53:48 reserved
460 * 47:6 physical base address of PD or PTE
461 * 5:3 reserved
462 * 2 C
463 * 1 system
464 * 0 valid
465 */
466
467static uint64_t gmc_v10_0_map_mtype(struct amdgpu_device *adev, uint32_t flags)
468{
469 switch (flags) {
470 case AMDGPU_VM_MTYPE_DEFAULT:
471 return AMDGPU_PTE_MTYPE_NV10(MTYPE_NC);
472 case AMDGPU_VM_MTYPE_NC:
473 return AMDGPU_PTE_MTYPE_NV10(MTYPE_NC);
474 case AMDGPU_VM_MTYPE_WC:
475 return AMDGPU_PTE_MTYPE_NV10(MTYPE_WC);
476 case AMDGPU_VM_MTYPE_CC:
477 return AMDGPU_PTE_MTYPE_NV10(MTYPE_CC);
478 case AMDGPU_VM_MTYPE_UC:
479 return AMDGPU_PTE_MTYPE_NV10(MTYPE_UC);
480 default:
481 return AMDGPU_PTE_MTYPE_NV10(MTYPE_NC);
482 }
483}
484
485static void gmc_v10_0_get_vm_pde(struct amdgpu_device *adev, int level,
486 uint64_t *addr, uint64_t *flags)
487{
488 if (!(*flags & AMDGPU_PDE_PTE) && !(*flags & AMDGPU_PTE_SYSTEM))
489 *addr = amdgpu_gmc_vram_mc2pa(adev, *addr);
490 BUG_ON(*addr & 0xFFFF00000000003FULL);
491
492 if (!adev->gmc.translate_further)
493 return;
494
495 if (level == AMDGPU_VM_PDB1) {
496 /* Set the block fragment size */
497 if (!(*flags & AMDGPU_PDE_PTE))
498 *flags |= AMDGPU_PDE_BFS(0x9);
499
500 } else if (level == AMDGPU_VM_PDB0) {
501 if (*flags & AMDGPU_PDE_PTE)
502 *flags &= ~AMDGPU_PDE_PTE;
503 else
504 *flags |= AMDGPU_PTE_TF;
505 }
506}
507
508static void gmc_v10_0_get_vm_pte(struct amdgpu_device *adev,
509 struct amdgpu_bo_va_mapping *mapping,
510 uint64_t *flags)
511{
512 struct amdgpu_bo *bo = mapping->bo_va->base.bo;
513
514 *flags &= ~AMDGPU_PTE_EXECUTABLE;
515 *flags |= mapping->flags & AMDGPU_PTE_EXECUTABLE;
516
517 *flags &= ~AMDGPU_PTE_MTYPE_NV10_MASK;
518 *flags |= (mapping->flags & AMDGPU_PTE_MTYPE_NV10_MASK);
519
520 *flags &= ~AMDGPU_PTE_NOALLOC;
521 *flags |= (mapping->flags & AMDGPU_PTE_NOALLOC);
522
523 if (mapping->flags & AMDGPU_PTE_PRT) {
524 *flags |= AMDGPU_PTE_PRT;
525 *flags |= AMDGPU_PTE_SNOOPED;
526 *flags |= AMDGPU_PTE_LOG;
527 *flags |= AMDGPU_PTE_SYSTEM;
528 *flags &= ~AMDGPU_PTE_VALID;
529 }
530
531 if (bo && bo->flags & (AMDGPU_GEM_CREATE_COHERENT |
532 AMDGPU_GEM_CREATE_EXT_COHERENT |
533 AMDGPU_GEM_CREATE_UNCACHED))
534 *flags = (*flags & ~AMDGPU_PTE_MTYPE_NV10_MASK) |
535 AMDGPU_PTE_MTYPE_NV10(MTYPE_UC);
536}
537
538static unsigned int gmc_v10_0_get_vbios_fb_size(struct amdgpu_device *adev)
539{
540 u32 d1vga_control = RREG32_SOC15(DCE, 0, mmD1VGA_CONTROL);
541 unsigned int size;
542
543 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) {
544 size = AMDGPU_VBIOS_VGA_ALLOCATION;
545 } else {
546 u32 viewport;
547 u32 pitch;
548
549 viewport = RREG32_SOC15(DCE, 0, mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION);
550 pitch = RREG32_SOC15(DCE, 0, mmHUBPREQ0_DCSURF_SURFACE_PITCH);
551 size = (REG_GET_FIELD(viewport,
552 HUBP0_DCSURF_PRI_VIEWPORT_DIMENSION, PRI_VIEWPORT_HEIGHT) *
553 REG_GET_FIELD(pitch, HUBPREQ0_DCSURF_SURFACE_PITCH, PITCH) *
554 4);
555 }
556
557 return size;
558}
559
560static const struct amdgpu_gmc_funcs gmc_v10_0_gmc_funcs = {
561 .flush_gpu_tlb = gmc_v10_0_flush_gpu_tlb,
562 .flush_gpu_tlb_pasid = gmc_v10_0_flush_gpu_tlb_pasid,
563 .emit_flush_gpu_tlb = gmc_v10_0_emit_flush_gpu_tlb,
564 .emit_pasid_mapping = gmc_v10_0_emit_pasid_mapping,
565 .map_mtype = gmc_v10_0_map_mtype,
566 .get_vm_pde = gmc_v10_0_get_vm_pde,
567 .get_vm_pte = gmc_v10_0_get_vm_pte,
568 .get_vbios_fb_size = gmc_v10_0_get_vbios_fb_size,
569};
570
571static void gmc_v10_0_set_gmc_funcs(struct amdgpu_device *adev)
572{
573 if (adev->gmc.gmc_funcs == NULL)
574 adev->gmc.gmc_funcs = &gmc_v10_0_gmc_funcs;
575}
576
577static void gmc_v10_0_set_umc_funcs(struct amdgpu_device *adev)
578{
579 switch (amdgpu_ip_version(adev, UMC_HWIP, 0)) {
580 case IP_VERSION(8, 7, 0):
581 adev->umc.max_ras_err_cnt_per_query = UMC_V8_7_TOTAL_CHANNEL_NUM;
582 adev->umc.channel_inst_num = UMC_V8_7_CHANNEL_INSTANCE_NUM;
583 adev->umc.umc_inst_num = UMC_V8_7_UMC_INSTANCE_NUM;
584 adev->umc.channel_offs = UMC_V8_7_PER_CHANNEL_OFFSET_SIENNA;
585 adev->umc.retire_unit = 1;
586 adev->umc.channel_idx_tbl = &umc_v8_7_channel_idx_tbl[0][0];
587 adev->umc.ras = &umc_v8_7_ras;
588 break;
589 default:
590 break;
591 }
592}
593
594static void gmc_v10_0_set_mmhub_funcs(struct amdgpu_device *adev)
595{
596 switch (amdgpu_ip_version(adev, MMHUB_HWIP, 0)) {
597 case IP_VERSION(2, 3, 0):
598 case IP_VERSION(2, 4, 0):
599 case IP_VERSION(2, 4, 1):
600 adev->mmhub.funcs = &mmhub_v2_3_funcs;
601 break;
602 default:
603 adev->mmhub.funcs = &mmhub_v2_0_funcs;
604 break;
605 }
606}
607
608static void gmc_v10_0_set_gfxhub_funcs(struct amdgpu_device *adev)
609{
610 switch (amdgpu_ip_version(adev, GC_HWIP, 0)) {
611 case IP_VERSION(10, 3, 0):
612 case IP_VERSION(10, 3, 2):
613 case IP_VERSION(10, 3, 1):
614 case IP_VERSION(10, 3, 4):
615 case IP_VERSION(10, 3, 5):
616 case IP_VERSION(10, 3, 6):
617 case IP_VERSION(10, 3, 3):
618 case IP_VERSION(10, 3, 7):
619 adev->gfxhub.funcs = &gfxhub_v2_1_funcs;
620 break;
621 default:
622 adev->gfxhub.funcs = &gfxhub_v2_0_funcs;
623 break;
624 }
625}
626
627
628static int gmc_v10_0_early_init(void *handle)
629{
630 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
631
632 gmc_v10_0_set_mmhub_funcs(adev);
633 gmc_v10_0_set_gfxhub_funcs(adev);
634 gmc_v10_0_set_gmc_funcs(adev);
635 gmc_v10_0_set_irq_funcs(adev);
636 gmc_v10_0_set_umc_funcs(adev);
637
638 adev->gmc.shared_aperture_start = 0x2000000000000000ULL;
639 adev->gmc.shared_aperture_end =
640 adev->gmc.shared_aperture_start + (4ULL << 30) - 1;
641 adev->gmc.private_aperture_start = 0x1000000000000000ULL;
642 adev->gmc.private_aperture_end =
643 adev->gmc.private_aperture_start + (4ULL << 30) - 1;
644 adev->gmc.noretry_flags = AMDGPU_VM_NORETRY_FLAGS_TF;
645
646 return 0;
647}
648
649static int gmc_v10_0_late_init(void *handle)
650{
651 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
652 int r;
653
654 r = amdgpu_gmc_allocate_vm_inv_eng(adev);
655 if (r)
656 return r;
657
658 r = amdgpu_gmc_ras_late_init(adev);
659 if (r)
660 return r;
661
662 return amdgpu_irq_get(adev, &adev->gmc.vm_fault, 0);
663}
664
665static void gmc_v10_0_vram_gtt_location(struct amdgpu_device *adev,
666 struct amdgpu_gmc *mc)
667{
668 u64 base = 0;
669
670 base = adev->gfxhub.funcs->get_fb_location(adev);
671
672 /* add the xgmi offset of the physical node */
673 base += adev->gmc.xgmi.physical_node_id * adev->gmc.xgmi.node_segment_size;
674
675 amdgpu_gmc_set_agp_default(adev, mc);
676 amdgpu_gmc_vram_location(adev, &adev->gmc, base);
677 amdgpu_gmc_gart_location(adev, mc, AMDGPU_GART_PLACEMENT_BEST_FIT);
678 if (!amdgpu_sriov_vf(adev) && (amdgpu_agp == 1))
679 amdgpu_gmc_agp_location(adev, mc);
680
681 /* base offset of vram pages */
682 adev->vm_manager.vram_base_offset = adev->gfxhub.funcs->get_mc_fb_offset(adev);
683
684 /* add the xgmi offset of the physical node */
685 adev->vm_manager.vram_base_offset +=
686 adev->gmc.xgmi.physical_node_id * adev->gmc.xgmi.node_segment_size;
687}
688
689/**
690 * gmc_v10_0_mc_init - initialize the memory controller driver params
691 *
692 * @adev: amdgpu_device pointer
693 *
694 * Look up the amount of vram, vram width, and decide how to place
695 * vram and gart within the GPU's physical address space.
696 * Returns 0 for success.
697 */
698static int gmc_v10_0_mc_init(struct amdgpu_device *adev)
699{
700 int r;
701
702 /* size in MB on si */
703 adev->gmc.mc_vram_size =
704 adev->nbio.funcs->get_memsize(adev) * 1024ULL * 1024ULL;
705 adev->gmc.real_vram_size = adev->gmc.mc_vram_size;
706
707 if (!(adev->flags & AMD_IS_APU)) {
708 r = amdgpu_device_resize_fb_bar(adev);
709 if (r)
710 return r;
711 }
712 adev->gmc.aper_base = pci_resource_start(adev->pdev, 0);
713 adev->gmc.aper_size = pci_resource_len(adev->pdev, 0);
714
715#ifdef CONFIG_X86_64
716 if ((adev->flags & AMD_IS_APU) && !amdgpu_passthrough(adev)) {
717 adev->gmc.aper_base = adev->gfxhub.funcs->get_mc_fb_offset(adev);
718 adev->gmc.aper_size = adev->gmc.real_vram_size;
719 }
720#endif
721
722 adev->gmc.visible_vram_size = adev->gmc.aper_size;
723
724 /* set the gart size */
725 if (amdgpu_gart_size == -1) {
726 switch (amdgpu_ip_version(adev, GC_HWIP, 0)) {
727 default:
728 adev->gmc.gart_size = 512ULL << 20;
729 break;
730 case IP_VERSION(10, 3, 1): /* DCE SG support */
731 case IP_VERSION(10, 3, 3): /* DCE SG support */
732 case IP_VERSION(10, 3, 6): /* DCE SG support */
733 case IP_VERSION(10, 3, 7): /* DCE SG support */
734 adev->gmc.gart_size = 1024ULL << 20;
735 break;
736 }
737 } else {
738 adev->gmc.gart_size = (u64)amdgpu_gart_size << 20;
739 }
740
741 gmc_v10_0_vram_gtt_location(adev, &adev->gmc);
742
743 return 0;
744}
745
746static int gmc_v10_0_gart_init(struct amdgpu_device *adev)
747{
748 int r;
749
750 if (adev->gart.bo) {
751 WARN(1, "NAVI10 PCIE GART already initialized\n");
752 return 0;
753 }
754
755 /* Initialize common gart structure */
756 r = amdgpu_gart_init(adev);
757 if (r)
758 return r;
759
760 adev->gart.table_size = adev->gart.num_gpu_pages * 8;
761 adev->gart.gart_pte_flags = AMDGPU_PTE_MTYPE_NV10(MTYPE_UC) |
762 AMDGPU_PTE_EXECUTABLE;
763
764 return amdgpu_gart_table_vram_alloc(adev);
765}
766
767static int gmc_v10_0_sw_init(void *handle)
768{
769 int r, vram_width = 0, vram_type = 0, vram_vendor = 0;
770 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
771
772 adev->gfxhub.funcs->init(adev);
773
774 adev->mmhub.funcs->init(adev);
775
776 spin_lock_init(&adev->gmc.invalidate_lock);
777
778 if ((adev->flags & AMD_IS_APU) && amdgpu_emu_mode == 1) {
779 adev->gmc.vram_type = AMDGPU_VRAM_TYPE_DDR4;
780 adev->gmc.vram_width = 64;
781 } else if (amdgpu_emu_mode == 1) {
782 adev->gmc.vram_type = AMDGPU_VRAM_TYPE_GDDR6;
783 adev->gmc.vram_width = 1 * 128; /* numchan * chansize */
784 } else {
785 r = amdgpu_atomfirmware_get_vram_info(adev,
786 &vram_width, &vram_type, &vram_vendor);
787 adev->gmc.vram_width = vram_width;
788
789 adev->gmc.vram_type = vram_type;
790 adev->gmc.vram_vendor = vram_vendor;
791 }
792
793 switch (amdgpu_ip_version(adev, GC_HWIP, 0)) {
794 case IP_VERSION(10, 3, 0):
795 adev->gmc.mall_size = 128 * 1024 * 1024;
796 break;
797 case IP_VERSION(10, 3, 2):
798 adev->gmc.mall_size = 96 * 1024 * 1024;
799 break;
800 case IP_VERSION(10, 3, 4):
801 adev->gmc.mall_size = 32 * 1024 * 1024;
802 break;
803 case IP_VERSION(10, 3, 5):
804 adev->gmc.mall_size = 16 * 1024 * 1024;
805 break;
806 default:
807 adev->gmc.mall_size = 0;
808 break;
809 }
810
811 switch (amdgpu_ip_version(adev, GC_HWIP, 0)) {
812 case IP_VERSION(10, 1, 10):
813 case IP_VERSION(10, 1, 1):
814 case IP_VERSION(10, 1, 2):
815 case IP_VERSION(10, 1, 3):
816 case IP_VERSION(10, 1, 4):
817 case IP_VERSION(10, 3, 0):
818 case IP_VERSION(10, 3, 2):
819 case IP_VERSION(10, 3, 1):
820 case IP_VERSION(10, 3, 4):
821 case IP_VERSION(10, 3, 5):
822 case IP_VERSION(10, 3, 6):
823 case IP_VERSION(10, 3, 3):
824 case IP_VERSION(10, 3, 7):
825 set_bit(AMDGPU_GFXHUB(0), adev->vmhubs_mask);
826 set_bit(AMDGPU_MMHUB0(0), adev->vmhubs_mask);
827 /*
828 * To fulfill 4-level page support,
829 * vm size is 256TB (48bit), maximum size of Navi10/Navi14/Navi12,
830 * block size 512 (9bit)
831 */
832 amdgpu_vm_adjust_size(adev, 256 * 1024, 9, 3, 48);
833 break;
834 default:
835 break;
836 }
837
838 /* This interrupt is VMC page fault.*/
839 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VMC,
840 VMC_1_0__SRCID__VM_FAULT,
841 &adev->gmc.vm_fault);
842
843 if (r)
844 return r;
845
846 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_UTCL2,
847 UTCL2_1_0__SRCID__FAULT,
848 &adev->gmc.vm_fault);
849 if (r)
850 return r;
851
852 if (!amdgpu_sriov_vf(adev)) {
853 /* interrupt sent to DF. */
854 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_DF, 0,
855 &adev->gmc.ecc_irq);
856 if (r)
857 return r;
858 }
859
860 /*
861 * Set the internal MC address mask This is the max address of the GPU's
862 * internal address space.
863 */
864 adev->gmc.mc_mask = 0xffffffffffffULL; /* 48 bit MC */
865
866 r = dma_set_mask_and_coherent(adev->dev, DMA_BIT_MASK(44));
867 if (r) {
868 dev_warn(adev->dev, "amdgpu: No suitable DMA available.\n");
869 return r;
870 }
871
872 adev->need_swiotlb = drm_need_swiotlb(44);
873
874 r = gmc_v10_0_mc_init(adev);
875 if (r)
876 return r;
877
878 amdgpu_gmc_get_vbios_allocations(adev);
879
880 /* Memory manager */
881 r = amdgpu_bo_init(adev);
882 if (r)
883 return r;
884
885 r = gmc_v10_0_gart_init(adev);
886 if (r)
887 return r;
888
889 /*
890 * number of VMs
891 * VMID 0 is reserved for System
892 * amdgpu graphics/compute will use VMIDs 1-7
893 * amdkfd will use VMIDs 8-15
894 */
895 adev->vm_manager.first_kfd_vmid = 8;
896
897 amdgpu_vm_manager_init(adev);
898
899 r = amdgpu_gmc_ras_sw_init(adev);
900 if (r)
901 return r;
902
903 return 0;
904}
905
906/**
907 * gmc_v10_0_gart_fini - vm fini callback
908 *
909 * @adev: amdgpu_device pointer
910 *
911 * Tears down the driver GART/VM setup (CIK).
912 */
913static void gmc_v10_0_gart_fini(struct amdgpu_device *adev)
914{
915 amdgpu_gart_table_vram_free(adev);
916}
917
918static int gmc_v10_0_sw_fini(void *handle)
919{
920 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
921
922 amdgpu_vm_manager_fini(adev);
923 gmc_v10_0_gart_fini(adev);
924 amdgpu_gem_force_release(adev);
925 amdgpu_bo_fini(adev);
926
927 return 0;
928}
929
930static void gmc_v10_0_init_golden_registers(struct amdgpu_device *adev)
931{
932}
933
934/**
935 * gmc_v10_0_gart_enable - gart enable
936 *
937 * @adev: amdgpu_device pointer
938 */
939static int gmc_v10_0_gart_enable(struct amdgpu_device *adev)
940{
941 int r;
942 bool value;
943
944 if (adev->gart.bo == NULL) {
945 dev_err(adev->dev, "No VRAM object for PCIE GART.\n");
946 return -EINVAL;
947 }
948
949 amdgpu_gtt_mgr_recover(&adev->mman.gtt_mgr);
950
951 if (!adev->in_s0ix) {
952 r = adev->gfxhub.funcs->gart_enable(adev);
953 if (r)
954 return r;
955 }
956
957 r = adev->mmhub.funcs->gart_enable(adev);
958 if (r)
959 return r;
960
961 adev->hdp.funcs->init_registers(adev);
962
963 /* Flush HDP after it is initialized */
964 adev->hdp.funcs->flush_hdp(adev, NULL);
965
966 value = (amdgpu_vm_fault_stop == AMDGPU_VM_FAULT_STOP_ALWAYS) ?
967 false : true;
968
969 if (!adev->in_s0ix)
970 adev->gfxhub.funcs->set_fault_enable_default(adev, value);
971 adev->mmhub.funcs->set_fault_enable_default(adev, value);
972 gmc_v10_0_flush_gpu_tlb(adev, 0, AMDGPU_MMHUB0(0), 0);
973 if (!adev->in_s0ix)
974 gmc_v10_0_flush_gpu_tlb(adev, 0, AMDGPU_GFXHUB(0), 0);
975
976 DRM_INFO("PCIE GART of %uM enabled (table at 0x%016llX).\n",
977 (unsigned int)(adev->gmc.gart_size >> 20),
978 (unsigned long long)amdgpu_bo_gpu_offset(adev->gart.bo));
979
980 return 0;
981}
982
983static int gmc_v10_0_hw_init(void *handle)
984{
985 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
986 int r;
987
988 adev->gmc.flush_pasid_uses_kiq = !amdgpu_emu_mode;
989
990 /* The sequence of these two function calls matters.*/
991 gmc_v10_0_init_golden_registers(adev);
992
993 /*
994 * harvestable groups in gc_utcl2 need to be programmed before any GFX block
995 * register setup within GMC, or else system hang when harvesting SA.
996 */
997 if (!adev->in_s0ix && adev->gfxhub.funcs && adev->gfxhub.funcs->utcl2_harvest)
998 adev->gfxhub.funcs->utcl2_harvest(adev);
999
1000 r = gmc_v10_0_gart_enable(adev);
1001 if (r)
1002 return r;
1003
1004 if (amdgpu_emu_mode == 1) {
1005 r = amdgpu_gmc_vram_checking(adev);
1006 if (r)
1007 return r;
1008 }
1009
1010 if (adev->umc.funcs && adev->umc.funcs->init_registers)
1011 adev->umc.funcs->init_registers(adev);
1012
1013 return 0;
1014}
1015
1016/**
1017 * gmc_v10_0_gart_disable - gart disable
1018 *
1019 * @adev: amdgpu_device pointer
1020 *
1021 * This disables all VM page table.
1022 */
1023static void gmc_v10_0_gart_disable(struct amdgpu_device *adev)
1024{
1025 if (!adev->in_s0ix)
1026 adev->gfxhub.funcs->gart_disable(adev);
1027 adev->mmhub.funcs->gart_disable(adev);
1028}
1029
1030static int gmc_v10_0_hw_fini(void *handle)
1031{
1032 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1033
1034 gmc_v10_0_gart_disable(adev);
1035
1036 if (amdgpu_sriov_vf(adev)) {
1037 /* full access mode, so don't touch any GMC register */
1038 DRM_DEBUG("For SRIOV client, shouldn't do anything.\n");
1039 return 0;
1040 }
1041
1042 amdgpu_irq_put(adev, &adev->gmc.vm_fault, 0);
1043
1044 if (adev->gmc.ecc_irq.funcs &&
1045 amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__UMC))
1046 amdgpu_irq_put(adev, &adev->gmc.ecc_irq, 0);
1047
1048 return 0;
1049}
1050
1051static int gmc_v10_0_suspend(void *handle)
1052{
1053 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1054
1055 gmc_v10_0_hw_fini(adev);
1056
1057 return 0;
1058}
1059
1060static int gmc_v10_0_resume(void *handle)
1061{
1062 int r;
1063 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1064
1065 r = gmc_v10_0_hw_init(adev);
1066 if (r)
1067 return r;
1068
1069 amdgpu_vmid_reset_all(adev);
1070
1071 return 0;
1072}
1073
1074static bool gmc_v10_0_is_idle(void *handle)
1075{
1076 /* MC is always ready in GMC v10.*/
1077 return true;
1078}
1079
1080static int gmc_v10_0_wait_for_idle(void *handle)
1081{
1082 /* There is no need to wait for MC idle in GMC v10.*/
1083 return 0;
1084}
1085
1086static int gmc_v10_0_soft_reset(void *handle)
1087{
1088 return 0;
1089}
1090
1091static int gmc_v10_0_set_clockgating_state(void *handle,
1092 enum amd_clockgating_state state)
1093{
1094 int r;
1095 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1096
1097 /*
1098 * The issue mmhub can't disconnect from DF with MMHUB clock gating being disabled
1099 * is a new problem observed at DF 3.0.3, however with the same suspend sequence not
1100 * seen any issue on the DF 3.0.2 series platform.
1101 */
1102 if (adev->in_s0ix &&
1103 amdgpu_ip_version(adev, DF_HWIP, 0) > IP_VERSION(3, 0, 2)) {
1104 dev_dbg(adev->dev, "keep mmhub clock gating being enabled for s0ix\n");
1105 return 0;
1106 }
1107
1108 r = adev->mmhub.funcs->set_clockgating(adev, state);
1109 if (r)
1110 return r;
1111
1112 if (amdgpu_ip_version(adev, ATHUB_HWIP, 0) >= IP_VERSION(2, 1, 0))
1113 return athub_v2_1_set_clockgating(adev, state);
1114 else
1115 return athub_v2_0_set_clockgating(adev, state);
1116}
1117
1118static void gmc_v10_0_get_clockgating_state(void *handle, u64 *flags)
1119{
1120 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1121
1122 if (amdgpu_ip_version(adev, GC_HWIP, 0) == IP_VERSION(10, 1, 3) ||
1123 amdgpu_ip_version(adev, GC_HWIP, 0) == IP_VERSION(10, 1, 4))
1124 return;
1125
1126 adev->mmhub.funcs->get_clockgating(adev, flags);
1127
1128 if (amdgpu_ip_version(adev, ATHUB_HWIP, 0) >= IP_VERSION(2, 1, 0))
1129 athub_v2_1_get_clockgating(adev, flags);
1130 else
1131 athub_v2_0_get_clockgating(adev, flags);
1132}
1133
1134static int gmc_v10_0_set_powergating_state(void *handle,
1135 enum amd_powergating_state state)
1136{
1137 return 0;
1138}
1139
1140const struct amd_ip_funcs gmc_v10_0_ip_funcs = {
1141 .name = "gmc_v10_0",
1142 .early_init = gmc_v10_0_early_init,
1143 .late_init = gmc_v10_0_late_init,
1144 .sw_init = gmc_v10_0_sw_init,
1145 .sw_fini = gmc_v10_0_sw_fini,
1146 .hw_init = gmc_v10_0_hw_init,
1147 .hw_fini = gmc_v10_0_hw_fini,
1148 .suspend = gmc_v10_0_suspend,
1149 .resume = gmc_v10_0_resume,
1150 .is_idle = gmc_v10_0_is_idle,
1151 .wait_for_idle = gmc_v10_0_wait_for_idle,
1152 .soft_reset = gmc_v10_0_soft_reset,
1153 .set_clockgating_state = gmc_v10_0_set_clockgating_state,
1154 .set_powergating_state = gmc_v10_0_set_powergating_state,
1155 .get_clockgating_state = gmc_v10_0_get_clockgating_state,
1156};
1157
1158const struct amdgpu_ip_block_version gmc_v10_0_ip_block = {
1159 .type = AMD_IP_BLOCK_TYPE_GMC,
1160 .major = 10,
1161 .minor = 0,
1162 .rev = 0,
1163 .funcs = &gmc_v10_0_ip_funcs,
1164};
1/*
2 * Copyright 2019 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23#include <linux/firmware.h>
24#include <linux/pci.h>
25
26#include <drm/drm_cache.h>
27
28#include "amdgpu.h"
29#include "amdgpu_atomfirmware.h"
30#include "gmc_v10_0.h"
31#include "umc_v8_7.h"
32
33#include "athub/athub_2_0_0_sh_mask.h"
34#include "athub/athub_2_0_0_offset.h"
35#include "dcn/dcn_2_0_0_offset.h"
36#include "dcn/dcn_2_0_0_sh_mask.h"
37#include "oss/osssys_5_0_0_offset.h"
38#include "ivsrcid/vmc/irqsrcs_vmc_1_0.h"
39#include "navi10_enum.h"
40
41#include "soc15.h"
42#include "soc15d.h"
43#include "soc15_common.h"
44
45#include "nbio_v2_3.h"
46
47#include "gfxhub_v2_0.h"
48#include "gfxhub_v2_1.h"
49#include "mmhub_v2_0.h"
50#include "mmhub_v2_3.h"
51#include "athub_v2_0.h"
52#include "athub_v2_1.h"
53
54#include "amdgpu_reset.h"
55
56#if 0
57static const struct soc15_reg_golden golden_settings_navi10_hdp[] =
58{
59 /* TODO add golden setting for hdp */
60};
61#endif
62
63static int gmc_v10_0_ecc_interrupt_state(struct amdgpu_device *adev,
64 struct amdgpu_irq_src *src,
65 unsigned type,
66 enum amdgpu_interrupt_state state)
67{
68 return 0;
69}
70
71static int
72gmc_v10_0_vm_fault_interrupt_state(struct amdgpu_device *adev,
73 struct amdgpu_irq_src *src, unsigned type,
74 enum amdgpu_interrupt_state state)
75{
76 switch (state) {
77 case AMDGPU_IRQ_STATE_DISABLE:
78 /* MM HUB */
79 amdgpu_gmc_set_vm_fault_masks(adev, AMDGPU_MMHUB_0, false);
80 /* GFX HUB */
81 amdgpu_gmc_set_vm_fault_masks(adev, AMDGPU_GFXHUB_0, false);
82 break;
83 case AMDGPU_IRQ_STATE_ENABLE:
84 /* MM HUB */
85 amdgpu_gmc_set_vm_fault_masks(adev, AMDGPU_MMHUB_0, true);
86 /* GFX HUB */
87 amdgpu_gmc_set_vm_fault_masks(adev, AMDGPU_GFXHUB_0, true);
88 break;
89 default:
90 break;
91 }
92
93 return 0;
94}
95
96static int gmc_v10_0_process_interrupt(struct amdgpu_device *adev,
97 struct amdgpu_irq_src *source,
98 struct amdgpu_iv_entry *entry)
99{
100 bool retry_fault = !!(entry->src_data[1] & 0x80);
101 bool write_fault = !!(entry->src_data[1] & 0x20);
102 struct amdgpu_vmhub *hub = &adev->vmhub[entry->vmid_src];
103 struct amdgpu_task_info task_info;
104 uint32_t status = 0;
105 u64 addr;
106
107 addr = (u64)entry->src_data[0] << 12;
108 addr |= ((u64)entry->src_data[1] & 0xf) << 44;
109
110 if (retry_fault) {
111 /* Returning 1 here also prevents sending the IV to the KFD */
112
113 /* Process it onyl if it's the first fault for this address */
114 if (entry->ih != &adev->irq.ih_soft &&
115 amdgpu_gmc_filter_faults(adev, entry->ih, addr, entry->pasid,
116 entry->timestamp))
117 return 1;
118
119 /* Delegate it to a different ring if the hardware hasn't
120 * already done it.
121 */
122 if (entry->ih == &adev->irq.ih) {
123 amdgpu_irq_delegate(adev, entry, 8);
124 return 1;
125 }
126
127 /* Try to handle the recoverable page faults by filling page
128 * tables
129 */
130 if (amdgpu_vm_handle_fault(adev, entry->pasid, addr, write_fault))
131 return 1;
132 }
133
134 if (!amdgpu_sriov_vf(adev)) {
135 /*
136 * Issue a dummy read to wait for the status register to
137 * be updated to avoid reading an incorrect value due to
138 * the new fast GRBM interface.
139 */
140 if ((entry->vmid_src == AMDGPU_GFXHUB_0) &&
141 (adev->ip_versions[GC_HWIP][0] < IP_VERSION(10, 3, 0)))
142 RREG32(hub->vm_l2_pro_fault_status);
143
144 status = RREG32(hub->vm_l2_pro_fault_status);
145 WREG32_P(hub->vm_l2_pro_fault_cntl, 1, ~1);
146 }
147
148 if (!printk_ratelimit())
149 return 0;
150
151 memset(&task_info, 0, sizeof(struct amdgpu_task_info));
152 amdgpu_vm_get_task_info(adev, entry->pasid, &task_info);
153
154 dev_err(adev->dev,
155 "[%s] page fault (src_id:%u ring:%u vmid:%u pasid:%u, "
156 "for process %s pid %d thread %s pid %d)\n",
157 entry->vmid_src ? "mmhub" : "gfxhub",
158 entry->src_id, entry->ring_id, entry->vmid,
159 entry->pasid, task_info.process_name, task_info.tgid,
160 task_info.task_name, task_info.pid);
161 dev_err(adev->dev, " in page starting at address 0x%016llx from client 0x%x (%s)\n",
162 addr, entry->client_id,
163 soc15_ih_clientid_name[entry->client_id]);
164
165 if (!amdgpu_sriov_vf(adev))
166 hub->vmhub_funcs->print_l2_protection_fault_status(adev,
167 status);
168
169 return 0;
170}
171
172static const struct amdgpu_irq_src_funcs gmc_v10_0_irq_funcs = {
173 .set = gmc_v10_0_vm_fault_interrupt_state,
174 .process = gmc_v10_0_process_interrupt,
175};
176
177static const struct amdgpu_irq_src_funcs gmc_v10_0_ecc_funcs = {
178 .set = gmc_v10_0_ecc_interrupt_state,
179 .process = amdgpu_umc_process_ecc_irq,
180};
181
182static void gmc_v10_0_set_irq_funcs(struct amdgpu_device *adev)
183{
184 adev->gmc.vm_fault.num_types = 1;
185 adev->gmc.vm_fault.funcs = &gmc_v10_0_irq_funcs;
186
187 if (!amdgpu_sriov_vf(adev)) {
188 adev->gmc.ecc_irq.num_types = 1;
189 adev->gmc.ecc_irq.funcs = &gmc_v10_0_ecc_funcs;
190 }
191}
192
193/**
194 * gmc_v10_0_use_invalidate_semaphore - judge whether to use semaphore
195 *
196 * @adev: amdgpu_device pointer
197 * @vmhub: vmhub type
198 *
199 */
200static bool gmc_v10_0_use_invalidate_semaphore(struct amdgpu_device *adev,
201 uint32_t vmhub)
202{
203 return ((vmhub == AMDGPU_MMHUB_0 ||
204 vmhub == AMDGPU_MMHUB_1) &&
205 (!amdgpu_sriov_vf(adev)));
206}
207
208static bool gmc_v10_0_get_atc_vmid_pasid_mapping_info(
209 struct amdgpu_device *adev,
210 uint8_t vmid, uint16_t *p_pasid)
211{
212 uint32_t value;
213
214 value = RREG32(SOC15_REG_OFFSET(ATHUB, 0, mmATC_VMID0_PASID_MAPPING)
215 + vmid);
216 *p_pasid = value & ATC_VMID0_PASID_MAPPING__PASID_MASK;
217
218 return !!(value & ATC_VMID0_PASID_MAPPING__VALID_MASK);
219}
220
221/*
222 * GART
223 * VMID 0 is the physical GPU addresses as used by the kernel.
224 * VMIDs 1-15 are used for userspace clients and are handled
225 * by the amdgpu vm/hsa code.
226 */
227
228static void gmc_v10_0_flush_vm_hub(struct amdgpu_device *adev, uint32_t vmid,
229 unsigned int vmhub, uint32_t flush_type)
230{
231 bool use_semaphore = gmc_v10_0_use_invalidate_semaphore(adev, vmhub);
232 struct amdgpu_vmhub *hub = &adev->vmhub[vmhub];
233 u32 inv_req = hub->vmhub_funcs->get_invalidate_req(vmid, flush_type);
234 u32 tmp;
235 /* Use register 17 for GART */
236 const unsigned eng = 17;
237 unsigned int i;
238 unsigned char hub_ip = 0;
239
240 hub_ip = (vmhub == AMDGPU_GFXHUB_0) ?
241 GC_HWIP : MMHUB_HWIP;
242
243 spin_lock(&adev->gmc.invalidate_lock);
244 /*
245 * It may lose gpuvm invalidate acknowldege state across power-gating
246 * off cycle, add semaphore acquire before invalidation and semaphore
247 * release after invalidation to avoid entering power gated state
248 * to WA the Issue
249 */
250
251 /* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
252 if (use_semaphore) {
253 for (i = 0; i < adev->usec_timeout; i++) {
254 /* a read return value of 1 means semaphore acuqire */
255 tmp = RREG32_RLC_NO_KIQ(hub->vm_inv_eng0_sem +
256 hub->eng_distance * eng, hub_ip);
257
258 if (tmp & 0x1)
259 break;
260 udelay(1);
261 }
262
263 if (i >= adev->usec_timeout)
264 DRM_ERROR("Timeout waiting for sem acquire in VM flush!\n");
265 }
266
267 WREG32_RLC_NO_KIQ(hub->vm_inv_eng0_req +
268 hub->eng_distance * eng,
269 inv_req, hub_ip);
270
271 /*
272 * Issue a dummy read to wait for the ACK register to be cleared
273 * to avoid a false ACK due to the new fast GRBM interface.
274 */
275 if ((vmhub == AMDGPU_GFXHUB_0) &&
276 (adev->ip_versions[GC_HWIP][0] < IP_VERSION(10, 3, 0)))
277 RREG32_RLC_NO_KIQ(hub->vm_inv_eng0_req +
278 hub->eng_distance * eng, hub_ip);
279
280 /* Wait for ACK with a delay.*/
281 for (i = 0; i < adev->usec_timeout; i++) {
282 tmp = RREG32_RLC_NO_KIQ(hub->vm_inv_eng0_ack +
283 hub->eng_distance * eng, hub_ip);
284
285 tmp &= 1 << vmid;
286 if (tmp)
287 break;
288
289 udelay(1);
290 }
291
292 /* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
293 if (use_semaphore)
294 /*
295 * add semaphore release after invalidation,
296 * write with 0 means semaphore release
297 */
298 WREG32_RLC_NO_KIQ(hub->vm_inv_eng0_sem +
299 hub->eng_distance * eng, 0, hub_ip);
300
301 spin_unlock(&adev->gmc.invalidate_lock);
302
303 if (i < adev->usec_timeout)
304 return;
305
306 DRM_ERROR("Timeout waiting for VM flush hub: %d!\n", vmhub);
307}
308
309/**
310 * gmc_v10_0_flush_gpu_tlb - gart tlb flush callback
311 *
312 * @adev: amdgpu_device pointer
313 * @vmid: vm instance to flush
314 * @vmhub: vmhub type
315 * @flush_type: the flush type
316 *
317 * Flush the TLB for the requested page table.
318 */
319static void gmc_v10_0_flush_gpu_tlb(struct amdgpu_device *adev, uint32_t vmid,
320 uint32_t vmhub, uint32_t flush_type)
321{
322 struct amdgpu_ring *ring = adev->mman.buffer_funcs_ring;
323 struct dma_fence *fence;
324 struct amdgpu_job *job;
325
326 int r;
327
328 /* flush hdp cache */
329 adev->hdp.funcs->flush_hdp(adev, NULL);
330
331 /* For SRIOV run time, driver shouldn't access the register through MMIO
332 * Directly use kiq to do the vm invalidation instead
333 */
334 if (adev->gfx.kiq.ring.sched.ready && !adev->enable_mes &&
335 (amdgpu_sriov_runtime(adev) || !amdgpu_sriov_vf(adev)) &&
336 down_read_trylock(&adev->reset_domain->sem)) {
337 struct amdgpu_vmhub *hub = &adev->vmhub[vmhub];
338 const unsigned eng = 17;
339 u32 inv_req = hub->vmhub_funcs->get_invalidate_req(vmid, flush_type);
340 u32 req = hub->vm_inv_eng0_req + hub->eng_distance * eng;
341 u32 ack = hub->vm_inv_eng0_ack + hub->eng_distance * eng;
342
343 amdgpu_virt_kiq_reg_write_reg_wait(adev, req, ack, inv_req,
344 1 << vmid);
345
346 up_read(&adev->reset_domain->sem);
347 return;
348 }
349
350 mutex_lock(&adev->mman.gtt_window_lock);
351
352 if (vmhub == AMDGPU_MMHUB_0) {
353 gmc_v10_0_flush_vm_hub(adev, vmid, AMDGPU_MMHUB_0, 0);
354 mutex_unlock(&adev->mman.gtt_window_lock);
355 return;
356 }
357
358 BUG_ON(vmhub != AMDGPU_GFXHUB_0);
359
360 if (!adev->mman.buffer_funcs_enabled ||
361 !adev->ib_pool_ready ||
362 amdgpu_in_reset(adev) ||
363 ring->sched.ready == false) {
364 gmc_v10_0_flush_vm_hub(adev, vmid, AMDGPU_GFXHUB_0, 0);
365 mutex_unlock(&adev->mman.gtt_window_lock);
366 return;
367 }
368
369 /* The SDMA on Navi has a bug which can theoretically result in memory
370 * corruption if an invalidation happens at the same time as an VA
371 * translation. Avoid this by doing the invalidation from the SDMA
372 * itself.
373 */
374 r = amdgpu_job_alloc_with_ib(ring->adev, &adev->mman.entity,
375 AMDGPU_FENCE_OWNER_UNDEFINED,
376 16 * 4, AMDGPU_IB_POOL_IMMEDIATE,
377 &job);
378 if (r)
379 goto error_alloc;
380
381 job->vm_pd_addr = amdgpu_gmc_pd_addr(adev->gart.bo);
382 job->vm_needs_flush = true;
383 job->ibs->ptr[job->ibs->length_dw++] = ring->funcs->nop;
384 amdgpu_ring_pad_ib(ring, &job->ibs[0]);
385 fence = amdgpu_job_submit(job);
386
387 mutex_unlock(&adev->mman.gtt_window_lock);
388
389 dma_fence_wait(fence, false);
390 dma_fence_put(fence);
391
392 return;
393
394error_alloc:
395 mutex_unlock(&adev->mman.gtt_window_lock);
396 DRM_ERROR("Error flushing GPU TLB using the SDMA (%d)!\n", r);
397}
398
399/**
400 * gmc_v10_0_flush_gpu_tlb_pasid - tlb flush via pasid
401 *
402 * @adev: amdgpu_device pointer
403 * @pasid: pasid to be flush
404 * @flush_type: the flush type
405 * @all_hub: Used with PACKET3_INVALIDATE_TLBS_ALL_HUB()
406 *
407 * Flush the TLB for the requested pasid.
408 */
409static int gmc_v10_0_flush_gpu_tlb_pasid(struct amdgpu_device *adev,
410 uint16_t pasid, uint32_t flush_type,
411 bool all_hub)
412{
413 int vmid, i;
414 signed long r;
415 uint32_t seq;
416 uint16_t queried_pasid;
417 bool ret;
418 u32 usec_timeout = amdgpu_sriov_vf(adev) ? SRIOV_USEC_TIMEOUT : adev->usec_timeout;
419 struct amdgpu_ring *ring = &adev->gfx.kiq.ring;
420 struct amdgpu_kiq *kiq = &adev->gfx.kiq;
421
422 if (amdgpu_emu_mode == 0 && ring->sched.ready) {
423 spin_lock(&adev->gfx.kiq.ring_lock);
424 /* 2 dwords flush + 8 dwords fence */
425 amdgpu_ring_alloc(ring, kiq->pmf->invalidate_tlbs_size + 8);
426 kiq->pmf->kiq_invalidate_tlbs(ring,
427 pasid, flush_type, all_hub);
428 r = amdgpu_fence_emit_polling(ring, &seq, MAX_KIQ_REG_WAIT);
429 if (r) {
430 amdgpu_ring_undo(ring);
431 spin_unlock(&adev->gfx.kiq.ring_lock);
432 return -ETIME;
433 }
434
435 amdgpu_ring_commit(ring);
436 spin_unlock(&adev->gfx.kiq.ring_lock);
437 r = amdgpu_fence_wait_polling(ring, seq, usec_timeout);
438 if (r < 1) {
439 dev_err(adev->dev, "wait for kiq fence error: %ld.\n", r);
440 return -ETIME;
441 }
442
443 return 0;
444 }
445
446 for (vmid = 1; vmid < AMDGPU_NUM_VMID; vmid++) {
447
448 ret = gmc_v10_0_get_atc_vmid_pasid_mapping_info(adev, vmid,
449 &queried_pasid);
450 if (ret && queried_pasid == pasid) {
451 if (all_hub) {
452 for (i = 0; i < adev->num_vmhubs; i++)
453 gmc_v10_0_flush_gpu_tlb(adev, vmid,
454 i, flush_type);
455 } else {
456 gmc_v10_0_flush_gpu_tlb(adev, vmid,
457 AMDGPU_GFXHUB_0, flush_type);
458 }
459 if (!adev->enable_mes)
460 break;
461 }
462 }
463
464 return 0;
465}
466
467static uint64_t gmc_v10_0_emit_flush_gpu_tlb(struct amdgpu_ring *ring,
468 unsigned vmid, uint64_t pd_addr)
469{
470 bool use_semaphore = gmc_v10_0_use_invalidate_semaphore(ring->adev, ring->funcs->vmhub);
471 struct amdgpu_vmhub *hub = &ring->adev->vmhub[ring->funcs->vmhub];
472 uint32_t req = hub->vmhub_funcs->get_invalidate_req(vmid, 0);
473 unsigned eng = ring->vm_inv_eng;
474
475 /*
476 * It may lose gpuvm invalidate acknowldege state across power-gating
477 * off cycle, add semaphore acquire before invalidation and semaphore
478 * release after invalidation to avoid entering power gated state
479 * to WA the Issue
480 */
481
482 /* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
483 if (use_semaphore)
484 /* a read return value of 1 means semaphore acuqire */
485 amdgpu_ring_emit_reg_wait(ring,
486 hub->vm_inv_eng0_sem +
487 hub->eng_distance * eng, 0x1, 0x1);
488
489 amdgpu_ring_emit_wreg(ring, hub->ctx0_ptb_addr_lo32 +
490 (hub->ctx_addr_distance * vmid),
491 lower_32_bits(pd_addr));
492
493 amdgpu_ring_emit_wreg(ring, hub->ctx0_ptb_addr_hi32 +
494 (hub->ctx_addr_distance * vmid),
495 upper_32_bits(pd_addr));
496
497 amdgpu_ring_emit_reg_write_reg_wait(ring, hub->vm_inv_eng0_req +
498 hub->eng_distance * eng,
499 hub->vm_inv_eng0_ack +
500 hub->eng_distance * eng,
501 req, 1 << vmid);
502
503 /* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
504 if (use_semaphore)
505 /*
506 * add semaphore release after invalidation,
507 * write with 0 means semaphore release
508 */
509 amdgpu_ring_emit_wreg(ring, hub->vm_inv_eng0_sem +
510 hub->eng_distance * eng, 0);
511
512 return pd_addr;
513}
514
515static void gmc_v10_0_emit_pasid_mapping(struct amdgpu_ring *ring, unsigned vmid,
516 unsigned pasid)
517{
518 struct amdgpu_device *adev = ring->adev;
519 uint32_t reg;
520
521 /* MES fw manages IH_VMID_x_LUT updating */
522 if (ring->is_mes_queue)
523 return;
524
525 if (ring->funcs->vmhub == AMDGPU_GFXHUB_0)
526 reg = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_VMID_0_LUT) + vmid;
527 else
528 reg = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_VMID_0_LUT_MM) + vmid;
529
530 amdgpu_ring_emit_wreg(ring, reg, pasid);
531}
532
533/*
534 * PTE format on NAVI 10:
535 * 63:59 reserved
536 * 58 reserved and for sienna_cichlid is used for MALL noalloc
537 * 57 reserved
538 * 56 F
539 * 55 L
540 * 54 reserved
541 * 53:52 SW
542 * 51 T
543 * 50:48 mtype
544 * 47:12 4k physical page base address
545 * 11:7 fragment
546 * 6 write
547 * 5 read
548 * 4 exe
549 * 3 Z
550 * 2 snooped
551 * 1 system
552 * 0 valid
553 *
554 * PDE format on NAVI 10:
555 * 63:59 block fragment size
556 * 58:55 reserved
557 * 54 P
558 * 53:48 reserved
559 * 47:6 physical base address of PD or PTE
560 * 5:3 reserved
561 * 2 C
562 * 1 system
563 * 0 valid
564 */
565
566static uint64_t gmc_v10_0_map_mtype(struct amdgpu_device *adev, uint32_t flags)
567{
568 switch (flags) {
569 case AMDGPU_VM_MTYPE_DEFAULT:
570 return AMDGPU_PTE_MTYPE_NV10(MTYPE_NC);
571 case AMDGPU_VM_MTYPE_NC:
572 return AMDGPU_PTE_MTYPE_NV10(MTYPE_NC);
573 case AMDGPU_VM_MTYPE_WC:
574 return AMDGPU_PTE_MTYPE_NV10(MTYPE_WC);
575 case AMDGPU_VM_MTYPE_CC:
576 return AMDGPU_PTE_MTYPE_NV10(MTYPE_CC);
577 case AMDGPU_VM_MTYPE_UC:
578 return AMDGPU_PTE_MTYPE_NV10(MTYPE_UC);
579 default:
580 return AMDGPU_PTE_MTYPE_NV10(MTYPE_NC);
581 }
582}
583
584static void gmc_v10_0_get_vm_pde(struct amdgpu_device *adev, int level,
585 uint64_t *addr, uint64_t *flags)
586{
587 if (!(*flags & AMDGPU_PDE_PTE) && !(*flags & AMDGPU_PTE_SYSTEM))
588 *addr = amdgpu_gmc_vram_mc2pa(adev, *addr);
589 BUG_ON(*addr & 0xFFFF00000000003FULL);
590
591 if (!adev->gmc.translate_further)
592 return;
593
594 if (level == AMDGPU_VM_PDB1) {
595 /* Set the block fragment size */
596 if (!(*flags & AMDGPU_PDE_PTE))
597 *flags |= AMDGPU_PDE_BFS(0x9);
598
599 } else if (level == AMDGPU_VM_PDB0) {
600 if (*flags & AMDGPU_PDE_PTE)
601 *flags &= ~AMDGPU_PDE_PTE;
602 else
603 *flags |= AMDGPU_PTE_TF;
604 }
605}
606
607static void gmc_v10_0_get_vm_pte(struct amdgpu_device *adev,
608 struct amdgpu_bo_va_mapping *mapping,
609 uint64_t *flags)
610{
611 struct amdgpu_bo *bo = mapping->bo_va->base.bo;
612
613 *flags &= ~AMDGPU_PTE_EXECUTABLE;
614 *flags |= mapping->flags & AMDGPU_PTE_EXECUTABLE;
615
616 *flags &= ~AMDGPU_PTE_MTYPE_NV10_MASK;
617 *flags |= (mapping->flags & AMDGPU_PTE_MTYPE_NV10_MASK);
618
619 *flags &= ~AMDGPU_PTE_NOALLOC;
620 *flags |= (mapping->flags & AMDGPU_PTE_NOALLOC);
621
622 if (mapping->flags & AMDGPU_PTE_PRT) {
623 *flags |= AMDGPU_PTE_PRT;
624 *flags |= AMDGPU_PTE_SNOOPED;
625 *flags |= AMDGPU_PTE_LOG;
626 *flags |= AMDGPU_PTE_SYSTEM;
627 *flags &= ~AMDGPU_PTE_VALID;
628 }
629
630 if (bo && bo->flags & (AMDGPU_GEM_CREATE_COHERENT |
631 AMDGPU_GEM_CREATE_UNCACHED))
632 *flags = (*flags & ~AMDGPU_PTE_MTYPE_NV10_MASK) |
633 AMDGPU_PTE_MTYPE_NV10(MTYPE_UC);
634}
635
636static unsigned gmc_v10_0_get_vbios_fb_size(struct amdgpu_device *adev)
637{
638 u32 d1vga_control = RREG32_SOC15(DCE, 0, mmD1VGA_CONTROL);
639 unsigned size;
640
641 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) {
642 size = AMDGPU_VBIOS_VGA_ALLOCATION;
643 } else {
644 u32 viewport;
645 u32 pitch;
646
647 viewport = RREG32_SOC15(DCE, 0, mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION);
648 pitch = RREG32_SOC15(DCE, 0, mmHUBPREQ0_DCSURF_SURFACE_PITCH);
649 size = (REG_GET_FIELD(viewport,
650 HUBP0_DCSURF_PRI_VIEWPORT_DIMENSION, PRI_VIEWPORT_HEIGHT) *
651 REG_GET_FIELD(pitch, HUBPREQ0_DCSURF_SURFACE_PITCH, PITCH) *
652 4);
653 }
654
655 return size;
656}
657
658static const struct amdgpu_gmc_funcs gmc_v10_0_gmc_funcs = {
659 .flush_gpu_tlb = gmc_v10_0_flush_gpu_tlb,
660 .flush_gpu_tlb_pasid = gmc_v10_0_flush_gpu_tlb_pasid,
661 .emit_flush_gpu_tlb = gmc_v10_0_emit_flush_gpu_tlb,
662 .emit_pasid_mapping = gmc_v10_0_emit_pasid_mapping,
663 .map_mtype = gmc_v10_0_map_mtype,
664 .get_vm_pde = gmc_v10_0_get_vm_pde,
665 .get_vm_pte = gmc_v10_0_get_vm_pte,
666 .get_vbios_fb_size = gmc_v10_0_get_vbios_fb_size,
667};
668
669static void gmc_v10_0_set_gmc_funcs(struct amdgpu_device *adev)
670{
671 if (adev->gmc.gmc_funcs == NULL)
672 adev->gmc.gmc_funcs = &gmc_v10_0_gmc_funcs;
673}
674
675static void gmc_v10_0_set_umc_funcs(struct amdgpu_device *adev)
676{
677 switch (adev->ip_versions[UMC_HWIP][0]) {
678 case IP_VERSION(8, 7, 0):
679 adev->umc.max_ras_err_cnt_per_query = UMC_V8_7_TOTAL_CHANNEL_NUM;
680 adev->umc.channel_inst_num = UMC_V8_7_CHANNEL_INSTANCE_NUM;
681 adev->umc.umc_inst_num = UMC_V8_7_UMC_INSTANCE_NUM;
682 adev->umc.channel_offs = UMC_V8_7_PER_CHANNEL_OFFSET_SIENNA;
683 adev->umc.channel_idx_tbl = &umc_v8_7_channel_idx_tbl[0][0];
684 adev->umc.ras = &umc_v8_7_ras;
685 break;
686 default:
687 break;
688 }
689 if (adev->umc.ras) {
690 amdgpu_ras_register_ras_block(adev, &adev->umc.ras->ras_block);
691
692 strcpy(adev->umc.ras->ras_block.ras_comm.name, "umc");
693 adev->umc.ras->ras_block.ras_comm.block = AMDGPU_RAS_BLOCK__UMC;
694 adev->umc.ras->ras_block.ras_comm.type = AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE;
695 adev->umc.ras_if = &adev->umc.ras->ras_block.ras_comm;
696
697 /* If don't define special ras_late_init function, use default ras_late_init */
698 if (!adev->umc.ras->ras_block.ras_late_init)
699 adev->umc.ras->ras_block.ras_late_init = amdgpu_umc_ras_late_init;
700
701 /* If not defined special ras_cb function, use default ras_cb */
702 if (!adev->umc.ras->ras_block.ras_cb)
703 adev->umc.ras->ras_block.ras_cb = amdgpu_umc_process_ras_data_cb;
704 }
705}
706
707
708static void gmc_v10_0_set_mmhub_funcs(struct amdgpu_device *adev)
709{
710 switch (adev->ip_versions[MMHUB_HWIP][0]) {
711 case IP_VERSION(2, 3, 0):
712 case IP_VERSION(2, 4, 0):
713 case IP_VERSION(2, 4, 1):
714 adev->mmhub.funcs = &mmhub_v2_3_funcs;
715 break;
716 default:
717 adev->mmhub.funcs = &mmhub_v2_0_funcs;
718 break;
719 }
720}
721
722static void gmc_v10_0_set_gfxhub_funcs(struct amdgpu_device *adev)
723{
724 switch (adev->ip_versions[GC_HWIP][0]) {
725 case IP_VERSION(10, 3, 0):
726 case IP_VERSION(10, 3, 2):
727 case IP_VERSION(10, 3, 1):
728 case IP_VERSION(10, 3, 4):
729 case IP_VERSION(10, 3, 5):
730 case IP_VERSION(10, 3, 6):
731 case IP_VERSION(10, 3, 3):
732 case IP_VERSION(10, 3, 7):
733 adev->gfxhub.funcs = &gfxhub_v2_1_funcs;
734 break;
735 default:
736 adev->gfxhub.funcs = &gfxhub_v2_0_funcs;
737 break;
738 }
739}
740
741
742static int gmc_v10_0_early_init(void *handle)
743{
744 int r;
745 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
746
747 gmc_v10_0_set_mmhub_funcs(adev);
748 gmc_v10_0_set_gfxhub_funcs(adev);
749 gmc_v10_0_set_gmc_funcs(adev);
750 gmc_v10_0_set_irq_funcs(adev);
751 gmc_v10_0_set_umc_funcs(adev);
752
753 adev->gmc.shared_aperture_start = 0x2000000000000000ULL;
754 adev->gmc.shared_aperture_end =
755 adev->gmc.shared_aperture_start + (4ULL << 30) - 1;
756 adev->gmc.private_aperture_start = 0x1000000000000000ULL;
757 adev->gmc.private_aperture_end =
758 adev->gmc.private_aperture_start + (4ULL << 30) - 1;
759
760 r = amdgpu_gmc_ras_early_init(adev);
761 if (r)
762 return r;
763
764 return 0;
765}
766
767static int gmc_v10_0_late_init(void *handle)
768{
769 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
770 int r;
771
772 r = amdgpu_gmc_allocate_vm_inv_eng(adev);
773 if (r)
774 return r;
775
776 r = amdgpu_gmc_ras_late_init(adev);
777 if (r)
778 return r;
779
780 return amdgpu_irq_get(adev, &adev->gmc.vm_fault, 0);
781}
782
783static void gmc_v10_0_vram_gtt_location(struct amdgpu_device *adev,
784 struct amdgpu_gmc *mc)
785{
786 u64 base = 0;
787
788 base = adev->gfxhub.funcs->get_fb_location(adev);
789
790 /* add the xgmi offset of the physical node */
791 base += adev->gmc.xgmi.physical_node_id * adev->gmc.xgmi.node_segment_size;
792
793 amdgpu_gmc_vram_location(adev, &adev->gmc, base);
794 amdgpu_gmc_gart_location(adev, mc);
795 amdgpu_gmc_agp_location(adev, mc);
796
797 /* base offset of vram pages */
798 adev->vm_manager.vram_base_offset = adev->gfxhub.funcs->get_mc_fb_offset(adev);
799
800 /* add the xgmi offset of the physical node */
801 adev->vm_manager.vram_base_offset +=
802 adev->gmc.xgmi.physical_node_id * adev->gmc.xgmi.node_segment_size;
803}
804
805/**
806 * gmc_v10_0_mc_init - initialize the memory controller driver params
807 *
808 * @adev: amdgpu_device pointer
809 *
810 * Look up the amount of vram, vram width, and decide how to place
811 * vram and gart within the GPU's physical address space.
812 * Returns 0 for success.
813 */
814static int gmc_v10_0_mc_init(struct amdgpu_device *adev)
815{
816 int r;
817
818 /* size in MB on si */
819 adev->gmc.mc_vram_size =
820 adev->nbio.funcs->get_memsize(adev) * 1024ULL * 1024ULL;
821 adev->gmc.real_vram_size = adev->gmc.mc_vram_size;
822
823 if (!(adev->flags & AMD_IS_APU)) {
824 r = amdgpu_device_resize_fb_bar(adev);
825 if (r)
826 return r;
827 }
828 adev->gmc.aper_base = pci_resource_start(adev->pdev, 0);
829 adev->gmc.aper_size = pci_resource_len(adev->pdev, 0);
830
831#ifdef CONFIG_X86_64
832 if ((adev->flags & AMD_IS_APU) && !amdgpu_passthrough(adev)) {
833 adev->gmc.aper_base = adev->gfxhub.funcs->get_mc_fb_offset(adev);
834 adev->gmc.aper_size = adev->gmc.real_vram_size;
835 }
836#endif
837
838 /* In case the PCI BAR is larger than the actual amount of vram */
839 adev->gmc.visible_vram_size = adev->gmc.aper_size;
840 if (adev->gmc.visible_vram_size > adev->gmc.real_vram_size)
841 adev->gmc.visible_vram_size = adev->gmc.real_vram_size;
842
843 /* set the gart size */
844 if (amdgpu_gart_size == -1) {
845 switch (adev->ip_versions[GC_HWIP][0]) {
846 default:
847 adev->gmc.gart_size = 512ULL << 20;
848 break;
849 case IP_VERSION(10, 3, 1): /* DCE SG support */
850 case IP_VERSION(10, 3, 3): /* DCE SG support */
851 case IP_VERSION(10, 3, 6): /* DCE SG support */
852 case IP_VERSION(10, 3, 7): /* DCE SG support */
853 adev->gmc.gart_size = 1024ULL << 20;
854 break;
855 }
856 } else {
857 adev->gmc.gart_size = (u64)amdgpu_gart_size << 20;
858 }
859
860 gmc_v10_0_vram_gtt_location(adev, &adev->gmc);
861
862 return 0;
863}
864
865static int gmc_v10_0_gart_init(struct amdgpu_device *adev)
866{
867 int r;
868
869 if (adev->gart.bo) {
870 WARN(1, "NAVI10 PCIE GART already initialized\n");
871 return 0;
872 }
873
874 /* Initialize common gart structure */
875 r = amdgpu_gart_init(adev);
876 if (r)
877 return r;
878
879 adev->gart.table_size = adev->gart.num_gpu_pages * 8;
880 adev->gart.gart_pte_flags = AMDGPU_PTE_MTYPE_NV10(MTYPE_UC) |
881 AMDGPU_PTE_EXECUTABLE;
882
883 return amdgpu_gart_table_vram_alloc(adev);
884}
885
886static int gmc_v10_0_sw_init(void *handle)
887{
888 int r, vram_width = 0, vram_type = 0, vram_vendor = 0;
889 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
890
891 adev->gfxhub.funcs->init(adev);
892
893 adev->mmhub.funcs->init(adev);
894
895 spin_lock_init(&adev->gmc.invalidate_lock);
896
897 if ((adev->flags & AMD_IS_APU) && amdgpu_emu_mode == 1) {
898 adev->gmc.vram_type = AMDGPU_VRAM_TYPE_DDR4;
899 adev->gmc.vram_width = 64;
900 } else if (amdgpu_emu_mode == 1) {
901 adev->gmc.vram_type = AMDGPU_VRAM_TYPE_GDDR6;
902 adev->gmc.vram_width = 1 * 128; /* numchan * chansize */
903 } else {
904 r = amdgpu_atomfirmware_get_vram_info(adev,
905 &vram_width, &vram_type, &vram_vendor);
906 adev->gmc.vram_width = vram_width;
907
908 adev->gmc.vram_type = vram_type;
909 adev->gmc.vram_vendor = vram_vendor;
910 }
911
912 switch (adev->ip_versions[GC_HWIP][0]) {
913 case IP_VERSION(10, 3, 0):
914 adev->gmc.mall_size = 128 * 1024 * 1024;
915 break;
916 case IP_VERSION(10, 3, 2):
917 adev->gmc.mall_size = 96 * 1024 * 1024;
918 break;
919 case IP_VERSION(10, 3, 4):
920 adev->gmc.mall_size = 32 * 1024 * 1024;
921 break;
922 case IP_VERSION(10, 3, 5):
923 adev->gmc.mall_size = 16 * 1024 * 1024;
924 break;
925 default:
926 adev->gmc.mall_size = 0;
927 break;
928 }
929
930 switch (adev->ip_versions[GC_HWIP][0]) {
931 case IP_VERSION(10, 1, 10):
932 case IP_VERSION(10, 1, 1):
933 case IP_VERSION(10, 1, 2):
934 case IP_VERSION(10, 1, 3):
935 case IP_VERSION(10, 1, 4):
936 case IP_VERSION(10, 3, 0):
937 case IP_VERSION(10, 3, 2):
938 case IP_VERSION(10, 3, 1):
939 case IP_VERSION(10, 3, 4):
940 case IP_VERSION(10, 3, 5):
941 case IP_VERSION(10, 3, 6):
942 case IP_VERSION(10, 3, 3):
943 case IP_VERSION(10, 3, 7):
944 adev->num_vmhubs = 2;
945 /*
946 * To fulfill 4-level page support,
947 * vm size is 256TB (48bit), maximum size of Navi10/Navi14/Navi12,
948 * block size 512 (9bit)
949 */
950 amdgpu_vm_adjust_size(adev, 256 * 1024, 9, 3, 48);
951 break;
952 default:
953 break;
954 }
955
956 /* This interrupt is VMC page fault.*/
957 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VMC,
958 VMC_1_0__SRCID__VM_FAULT,
959 &adev->gmc.vm_fault);
960
961 if (r)
962 return r;
963
964 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_UTCL2,
965 UTCL2_1_0__SRCID__FAULT,
966 &adev->gmc.vm_fault);
967 if (r)
968 return r;
969
970 if (!amdgpu_sriov_vf(adev)) {
971 /* interrupt sent to DF. */
972 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_DF, 0,
973 &adev->gmc.ecc_irq);
974 if (r)
975 return r;
976 }
977
978 /*
979 * Set the internal MC address mask This is the max address of the GPU's
980 * internal address space.
981 */
982 adev->gmc.mc_mask = 0xffffffffffffULL; /* 48 bit MC */
983
984 r = dma_set_mask_and_coherent(adev->dev, DMA_BIT_MASK(44));
985 if (r) {
986 printk(KERN_WARNING "amdgpu: No suitable DMA available.\n");
987 return r;
988 }
989
990 adev->need_swiotlb = drm_need_swiotlb(44);
991
992 r = gmc_v10_0_mc_init(adev);
993 if (r)
994 return r;
995
996 amdgpu_gmc_get_vbios_allocations(adev);
997
998 /* Memory manager */
999 r = amdgpu_bo_init(adev);
1000 if (r)
1001 return r;
1002
1003 r = gmc_v10_0_gart_init(adev);
1004 if (r)
1005 return r;
1006
1007 /*
1008 * number of VMs
1009 * VMID 0 is reserved for System
1010 * amdgpu graphics/compute will use VMIDs 1-7
1011 * amdkfd will use VMIDs 8-15
1012 */
1013 adev->vm_manager.first_kfd_vmid = 8;
1014
1015 amdgpu_vm_manager_init(adev);
1016
1017 return 0;
1018}
1019
1020/**
1021 * gmc_v10_0_gart_fini - vm fini callback
1022 *
1023 * @adev: amdgpu_device pointer
1024 *
1025 * Tears down the driver GART/VM setup (CIK).
1026 */
1027static void gmc_v10_0_gart_fini(struct amdgpu_device *adev)
1028{
1029 amdgpu_gart_table_vram_free(adev);
1030}
1031
1032static int gmc_v10_0_sw_fini(void *handle)
1033{
1034 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1035
1036 amdgpu_vm_manager_fini(adev);
1037 gmc_v10_0_gart_fini(adev);
1038 amdgpu_gem_force_release(adev);
1039 amdgpu_bo_fini(adev);
1040
1041 return 0;
1042}
1043
1044static void gmc_v10_0_init_golden_registers(struct amdgpu_device *adev)
1045{
1046}
1047
1048/**
1049 * gmc_v10_0_gart_enable - gart enable
1050 *
1051 * @adev: amdgpu_device pointer
1052 */
1053static int gmc_v10_0_gart_enable(struct amdgpu_device *adev)
1054{
1055 int r;
1056 bool value;
1057
1058 if (adev->gart.bo == NULL) {
1059 dev_err(adev->dev, "No VRAM object for PCIE GART.\n");
1060 return -EINVAL;
1061 }
1062
1063 amdgpu_gtt_mgr_recover(&adev->mman.gtt_mgr);
1064 r = adev->gfxhub.funcs->gart_enable(adev);
1065 if (r)
1066 return r;
1067
1068 r = adev->mmhub.funcs->gart_enable(adev);
1069 if (r)
1070 return r;
1071
1072 adev->hdp.funcs->init_registers(adev);
1073
1074 /* Flush HDP after it is initialized */
1075 adev->hdp.funcs->flush_hdp(adev, NULL);
1076
1077 value = (amdgpu_vm_fault_stop == AMDGPU_VM_FAULT_STOP_ALWAYS) ?
1078 false : true;
1079
1080 adev->gfxhub.funcs->set_fault_enable_default(adev, value);
1081 adev->mmhub.funcs->set_fault_enable_default(adev, value);
1082 gmc_v10_0_flush_gpu_tlb(adev, 0, AMDGPU_MMHUB_0, 0);
1083 gmc_v10_0_flush_gpu_tlb(adev, 0, AMDGPU_GFXHUB_0, 0);
1084
1085 DRM_INFO("PCIE GART of %uM enabled (table at 0x%016llX).\n",
1086 (unsigned)(adev->gmc.gart_size >> 20),
1087 (unsigned long long)amdgpu_bo_gpu_offset(adev->gart.bo));
1088
1089 return 0;
1090}
1091
1092static int gmc_v10_0_hw_init(void *handle)
1093{
1094 int r;
1095 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1096
1097 /* The sequence of these two function calls matters.*/
1098 gmc_v10_0_init_golden_registers(adev);
1099
1100 /*
1101 * harvestable groups in gc_utcl2 need to be programmed before any GFX block
1102 * register setup within GMC, or else system hang when harvesting SA.
1103 */
1104 if (adev->gfxhub.funcs && adev->gfxhub.funcs->utcl2_harvest)
1105 adev->gfxhub.funcs->utcl2_harvest(adev);
1106
1107 r = gmc_v10_0_gart_enable(adev);
1108 if (r)
1109 return r;
1110
1111 if (amdgpu_emu_mode == 1) {
1112 r = amdgpu_gmc_vram_checking(adev);
1113 if (r)
1114 return r;
1115 }
1116
1117 if (adev->umc.funcs && adev->umc.funcs->init_registers)
1118 adev->umc.funcs->init_registers(adev);
1119
1120 return 0;
1121}
1122
1123/**
1124 * gmc_v10_0_gart_disable - gart disable
1125 *
1126 * @adev: amdgpu_device pointer
1127 *
1128 * This disables all VM page table.
1129 */
1130static void gmc_v10_0_gart_disable(struct amdgpu_device *adev)
1131{
1132 adev->gfxhub.funcs->gart_disable(adev);
1133 adev->mmhub.funcs->gart_disable(adev);
1134}
1135
1136static int gmc_v10_0_hw_fini(void *handle)
1137{
1138 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1139
1140 gmc_v10_0_gart_disable(adev);
1141
1142 if (amdgpu_sriov_vf(adev)) {
1143 /* full access mode, so don't touch any GMC register */
1144 DRM_DEBUG("For SRIOV client, shouldn't do anything.\n");
1145 return 0;
1146 }
1147
1148 amdgpu_irq_put(adev, &adev->gmc.ecc_irq, 0);
1149 amdgpu_irq_put(adev, &adev->gmc.vm_fault, 0);
1150
1151 return 0;
1152}
1153
1154static int gmc_v10_0_suspend(void *handle)
1155{
1156 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1157
1158 gmc_v10_0_hw_fini(adev);
1159
1160 return 0;
1161}
1162
1163static int gmc_v10_0_resume(void *handle)
1164{
1165 int r;
1166 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1167
1168 r = gmc_v10_0_hw_init(adev);
1169 if (r)
1170 return r;
1171
1172 amdgpu_vmid_reset_all(adev);
1173
1174 return 0;
1175}
1176
1177static bool gmc_v10_0_is_idle(void *handle)
1178{
1179 /* MC is always ready in GMC v10.*/
1180 return true;
1181}
1182
1183static int gmc_v10_0_wait_for_idle(void *handle)
1184{
1185 /* There is no need to wait for MC idle in GMC v10.*/
1186 return 0;
1187}
1188
1189static int gmc_v10_0_soft_reset(void *handle)
1190{
1191 return 0;
1192}
1193
1194static int gmc_v10_0_set_clockgating_state(void *handle,
1195 enum amd_clockgating_state state)
1196{
1197 int r;
1198 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1199
1200 /*
1201 * The issue mmhub can't disconnect from DF with MMHUB clock gating being disabled
1202 * is a new problem observed at DF 3.0.3, however with the same suspend sequence not
1203 * seen any issue on the DF 3.0.2 series platform.
1204 */
1205 if (adev->in_s0ix && adev->ip_versions[DF_HWIP][0] > IP_VERSION(3, 0, 2)) {
1206 dev_dbg(adev->dev, "keep mmhub clock gating being enabled for s0ix\n");
1207 return 0;
1208 }
1209
1210 r = adev->mmhub.funcs->set_clockgating(adev, state);
1211 if (r)
1212 return r;
1213
1214 if (adev->ip_versions[ATHUB_HWIP][0] >= IP_VERSION(2, 1, 0))
1215 return athub_v2_1_set_clockgating(adev, state);
1216 else
1217 return athub_v2_0_set_clockgating(adev, state);
1218}
1219
1220static void gmc_v10_0_get_clockgating_state(void *handle, u64 *flags)
1221{
1222 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1223
1224 if (adev->ip_versions[GC_HWIP][0] == IP_VERSION(10, 1, 3) ||
1225 adev->ip_versions[GC_HWIP][0] == IP_VERSION(10, 1, 4))
1226 return;
1227
1228 adev->mmhub.funcs->get_clockgating(adev, flags);
1229
1230 if (adev->ip_versions[ATHUB_HWIP][0] >= IP_VERSION(2, 1, 0))
1231 athub_v2_1_get_clockgating(adev, flags);
1232 else
1233 athub_v2_0_get_clockgating(adev, flags);
1234}
1235
1236static int gmc_v10_0_set_powergating_state(void *handle,
1237 enum amd_powergating_state state)
1238{
1239 return 0;
1240}
1241
1242const struct amd_ip_funcs gmc_v10_0_ip_funcs = {
1243 .name = "gmc_v10_0",
1244 .early_init = gmc_v10_0_early_init,
1245 .late_init = gmc_v10_0_late_init,
1246 .sw_init = gmc_v10_0_sw_init,
1247 .sw_fini = gmc_v10_0_sw_fini,
1248 .hw_init = gmc_v10_0_hw_init,
1249 .hw_fini = gmc_v10_0_hw_fini,
1250 .suspend = gmc_v10_0_suspend,
1251 .resume = gmc_v10_0_resume,
1252 .is_idle = gmc_v10_0_is_idle,
1253 .wait_for_idle = gmc_v10_0_wait_for_idle,
1254 .soft_reset = gmc_v10_0_soft_reset,
1255 .set_clockgating_state = gmc_v10_0_set_clockgating_state,
1256 .set_powergating_state = gmc_v10_0_set_powergating_state,
1257 .get_clockgating_state = gmc_v10_0_get_clockgating_state,
1258};
1259
1260const struct amdgpu_ip_block_version gmc_v10_0_ip_block =
1261{
1262 .type = AMD_IP_BLOCK_TYPE_GMC,
1263 .major = 10,
1264 .minor = 0,
1265 .rev = 0,
1266 .funcs = &gmc_v10_0_ip_funcs,
1267};