Loading...
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Cryptographic API.
4 *
5 * Support for OMAP SHA1/MD5 HW acceleration.
6 *
7 * Copyright (c) 2010 Nokia Corporation
8 * Author: Dmitry Kasatkin <dmitry.kasatkin@nokia.com>
9 * Copyright (c) 2011 Texas Instruments Incorporated
10 *
11 * Some ideas are from old omap-sha1-md5.c driver.
12 */
13
14#define pr_fmt(fmt) "%s: " fmt, __func__
15
16#include <crypto/engine.h>
17#include <crypto/hmac.h>
18#include <crypto/internal/hash.h>
19#include <crypto/scatterwalk.h>
20#include <crypto/sha1.h>
21#include <crypto/sha2.h>
22#include <linux/err.h>
23#include <linux/device.h>
24#include <linux/dma-mapping.h>
25#include <linux/dmaengine.h>
26#include <linux/init.h>
27#include <linux/interrupt.h>
28#include <linux/io.h>
29#include <linux/irq.h>
30#include <linux/kernel.h>
31#include <linux/module.h>
32#include <linux/of.h>
33#include <linux/of_address.h>
34#include <linux/of_irq.h>
35#include <linux/platform_device.h>
36#include <linux/pm_runtime.h>
37#include <linux/scatterlist.h>
38#include <linux/slab.h>
39#include <linux/string.h>
40
41#define MD5_DIGEST_SIZE 16
42
43#define SHA_REG_IDIGEST(dd, x) ((dd)->pdata->idigest_ofs + ((x)*0x04))
44#define SHA_REG_DIN(dd, x) ((dd)->pdata->din_ofs + ((x) * 0x04))
45#define SHA_REG_DIGCNT(dd) ((dd)->pdata->digcnt_ofs)
46
47#define SHA_REG_ODIGEST(dd, x) ((dd)->pdata->odigest_ofs + (x * 0x04))
48
49#define SHA_REG_CTRL 0x18
50#define SHA_REG_CTRL_LENGTH (0xFFFFFFFF << 5)
51#define SHA_REG_CTRL_CLOSE_HASH (1 << 4)
52#define SHA_REG_CTRL_ALGO_CONST (1 << 3)
53#define SHA_REG_CTRL_ALGO (1 << 2)
54#define SHA_REG_CTRL_INPUT_READY (1 << 1)
55#define SHA_REG_CTRL_OUTPUT_READY (1 << 0)
56
57#define SHA_REG_REV(dd) ((dd)->pdata->rev_ofs)
58
59#define SHA_REG_MASK(dd) ((dd)->pdata->mask_ofs)
60#define SHA_REG_MASK_DMA_EN (1 << 3)
61#define SHA_REG_MASK_IT_EN (1 << 2)
62#define SHA_REG_MASK_SOFTRESET (1 << 1)
63#define SHA_REG_AUTOIDLE (1 << 0)
64
65#define SHA_REG_SYSSTATUS(dd) ((dd)->pdata->sysstatus_ofs)
66#define SHA_REG_SYSSTATUS_RESETDONE (1 << 0)
67
68#define SHA_REG_MODE(dd) ((dd)->pdata->mode_ofs)
69#define SHA_REG_MODE_HMAC_OUTER_HASH (1 << 7)
70#define SHA_REG_MODE_HMAC_KEY_PROC (1 << 5)
71#define SHA_REG_MODE_CLOSE_HASH (1 << 4)
72#define SHA_REG_MODE_ALGO_CONSTANT (1 << 3)
73
74#define SHA_REG_MODE_ALGO_MASK (7 << 0)
75#define SHA_REG_MODE_ALGO_MD5_128 (0 << 1)
76#define SHA_REG_MODE_ALGO_SHA1_160 (1 << 1)
77#define SHA_REG_MODE_ALGO_SHA2_224 (2 << 1)
78#define SHA_REG_MODE_ALGO_SHA2_256 (3 << 1)
79#define SHA_REG_MODE_ALGO_SHA2_384 (1 << 0)
80#define SHA_REG_MODE_ALGO_SHA2_512 (3 << 0)
81
82#define SHA_REG_LENGTH(dd) ((dd)->pdata->length_ofs)
83
84#define SHA_REG_IRQSTATUS 0x118
85#define SHA_REG_IRQSTATUS_CTX_RDY (1 << 3)
86#define SHA_REG_IRQSTATUS_PARTHASH_RDY (1 << 2)
87#define SHA_REG_IRQSTATUS_INPUT_RDY (1 << 1)
88#define SHA_REG_IRQSTATUS_OUTPUT_RDY (1 << 0)
89
90#define SHA_REG_IRQENA 0x11C
91#define SHA_REG_IRQENA_CTX_RDY (1 << 3)
92#define SHA_REG_IRQENA_PARTHASH_RDY (1 << 2)
93#define SHA_REG_IRQENA_INPUT_RDY (1 << 1)
94#define SHA_REG_IRQENA_OUTPUT_RDY (1 << 0)
95
96#define DEFAULT_TIMEOUT_INTERVAL HZ
97
98#define DEFAULT_AUTOSUSPEND_DELAY 1000
99
100/* mostly device flags */
101#define FLAGS_FINAL 1
102#define FLAGS_DMA_ACTIVE 2
103#define FLAGS_OUTPUT_READY 3
104#define FLAGS_CPU 5
105#define FLAGS_DMA_READY 6
106#define FLAGS_AUTO_XOR 7
107#define FLAGS_BE32_SHA1 8
108#define FLAGS_SGS_COPIED 9
109#define FLAGS_SGS_ALLOCED 10
110#define FLAGS_HUGE 11
111
112/* context flags */
113#define FLAGS_FINUP 16
114
115#define FLAGS_MODE_SHIFT 18
116#define FLAGS_MODE_MASK (SHA_REG_MODE_ALGO_MASK << FLAGS_MODE_SHIFT)
117#define FLAGS_MODE_MD5 (SHA_REG_MODE_ALGO_MD5_128 << FLAGS_MODE_SHIFT)
118#define FLAGS_MODE_SHA1 (SHA_REG_MODE_ALGO_SHA1_160 << FLAGS_MODE_SHIFT)
119#define FLAGS_MODE_SHA224 (SHA_REG_MODE_ALGO_SHA2_224 << FLAGS_MODE_SHIFT)
120#define FLAGS_MODE_SHA256 (SHA_REG_MODE_ALGO_SHA2_256 << FLAGS_MODE_SHIFT)
121#define FLAGS_MODE_SHA384 (SHA_REG_MODE_ALGO_SHA2_384 << FLAGS_MODE_SHIFT)
122#define FLAGS_MODE_SHA512 (SHA_REG_MODE_ALGO_SHA2_512 << FLAGS_MODE_SHIFT)
123
124#define FLAGS_HMAC 21
125#define FLAGS_ERROR 22
126
127#define OP_UPDATE 1
128#define OP_FINAL 2
129
130#define OMAP_ALIGN_MASK (sizeof(u32)-1)
131#define OMAP_ALIGNED __attribute__((aligned(sizeof(u32))))
132
133#define BUFLEN SHA512_BLOCK_SIZE
134#define OMAP_SHA_DMA_THRESHOLD 256
135
136#define OMAP_SHA_MAX_DMA_LEN (1024 * 2048)
137
138struct omap_sham_dev;
139
140struct omap_sham_reqctx {
141 struct omap_sham_dev *dd;
142 unsigned long flags;
143 u8 op;
144
145 u8 digest[SHA512_DIGEST_SIZE] OMAP_ALIGNED;
146 size_t digcnt;
147 size_t bufcnt;
148 size_t buflen;
149
150 /* walk state */
151 struct scatterlist *sg;
152 struct scatterlist sgl[2];
153 int offset; /* offset in current sg */
154 int sg_len;
155 unsigned int total; /* total request */
156
157 u8 buffer[] OMAP_ALIGNED;
158};
159
160struct omap_sham_hmac_ctx {
161 struct crypto_shash *shash;
162 u8 ipad[SHA512_BLOCK_SIZE] OMAP_ALIGNED;
163 u8 opad[SHA512_BLOCK_SIZE] OMAP_ALIGNED;
164};
165
166struct omap_sham_ctx {
167 unsigned long flags;
168
169 /* fallback stuff */
170 struct crypto_shash *fallback;
171
172 struct omap_sham_hmac_ctx base[];
173};
174
175#define OMAP_SHAM_QUEUE_LENGTH 10
176
177struct omap_sham_algs_info {
178 struct ahash_engine_alg *algs_list;
179 unsigned int size;
180 unsigned int registered;
181};
182
183struct omap_sham_pdata {
184 struct omap_sham_algs_info *algs_info;
185 unsigned int algs_info_size;
186 unsigned long flags;
187 int digest_size;
188
189 void (*copy_hash)(struct ahash_request *req, int out);
190 void (*write_ctrl)(struct omap_sham_dev *dd, size_t length,
191 int final, int dma);
192 void (*trigger)(struct omap_sham_dev *dd, size_t length);
193 int (*poll_irq)(struct omap_sham_dev *dd);
194 irqreturn_t (*intr_hdlr)(int irq, void *dev_id);
195
196 u32 odigest_ofs;
197 u32 idigest_ofs;
198 u32 din_ofs;
199 u32 digcnt_ofs;
200 u32 rev_ofs;
201 u32 mask_ofs;
202 u32 sysstatus_ofs;
203 u32 mode_ofs;
204 u32 length_ofs;
205
206 u32 major_mask;
207 u32 major_shift;
208 u32 minor_mask;
209 u32 minor_shift;
210};
211
212struct omap_sham_dev {
213 struct list_head list;
214 unsigned long phys_base;
215 struct device *dev;
216 void __iomem *io_base;
217 int irq;
218 int err;
219 struct dma_chan *dma_lch;
220 struct tasklet_struct done_task;
221 u8 polling_mode;
222 u8 xmit_buf[BUFLEN] OMAP_ALIGNED;
223
224 unsigned long flags;
225 int fallback_sz;
226 struct crypto_queue queue;
227 struct ahash_request *req;
228 struct crypto_engine *engine;
229
230 const struct omap_sham_pdata *pdata;
231};
232
233struct omap_sham_drv {
234 struct list_head dev_list;
235 spinlock_t lock;
236 unsigned long flags;
237};
238
239static struct omap_sham_drv sham = {
240 .dev_list = LIST_HEAD_INIT(sham.dev_list),
241 .lock = __SPIN_LOCK_UNLOCKED(sham.lock),
242};
243
244static int omap_sham_enqueue(struct ahash_request *req, unsigned int op);
245static void omap_sham_finish_req(struct ahash_request *req, int err);
246
247static inline u32 omap_sham_read(struct omap_sham_dev *dd, u32 offset)
248{
249 return __raw_readl(dd->io_base + offset);
250}
251
252static inline void omap_sham_write(struct omap_sham_dev *dd,
253 u32 offset, u32 value)
254{
255 __raw_writel(value, dd->io_base + offset);
256}
257
258static inline void omap_sham_write_mask(struct omap_sham_dev *dd, u32 address,
259 u32 value, u32 mask)
260{
261 u32 val;
262
263 val = omap_sham_read(dd, address);
264 val &= ~mask;
265 val |= value;
266 omap_sham_write(dd, address, val);
267}
268
269static inline int omap_sham_wait(struct omap_sham_dev *dd, u32 offset, u32 bit)
270{
271 unsigned long timeout = jiffies + DEFAULT_TIMEOUT_INTERVAL;
272
273 while (!(omap_sham_read(dd, offset) & bit)) {
274 if (time_is_before_jiffies(timeout))
275 return -ETIMEDOUT;
276 }
277
278 return 0;
279}
280
281static void omap_sham_copy_hash_omap2(struct ahash_request *req, int out)
282{
283 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
284 struct omap_sham_dev *dd = ctx->dd;
285 u32 *hash = (u32 *)ctx->digest;
286 int i;
287
288 for (i = 0; i < dd->pdata->digest_size / sizeof(u32); i++) {
289 if (out)
290 hash[i] = omap_sham_read(dd, SHA_REG_IDIGEST(dd, i));
291 else
292 omap_sham_write(dd, SHA_REG_IDIGEST(dd, i), hash[i]);
293 }
294}
295
296static void omap_sham_copy_hash_omap4(struct ahash_request *req, int out)
297{
298 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
299 struct omap_sham_dev *dd = ctx->dd;
300 int i;
301
302 if (ctx->flags & BIT(FLAGS_HMAC)) {
303 struct crypto_ahash *tfm = crypto_ahash_reqtfm(dd->req);
304 struct omap_sham_ctx *tctx = crypto_ahash_ctx(tfm);
305 struct omap_sham_hmac_ctx *bctx = tctx->base;
306 u32 *opad = (u32 *)bctx->opad;
307
308 for (i = 0; i < dd->pdata->digest_size / sizeof(u32); i++) {
309 if (out)
310 opad[i] = omap_sham_read(dd,
311 SHA_REG_ODIGEST(dd, i));
312 else
313 omap_sham_write(dd, SHA_REG_ODIGEST(dd, i),
314 opad[i]);
315 }
316 }
317
318 omap_sham_copy_hash_omap2(req, out);
319}
320
321static void omap_sham_copy_ready_hash(struct ahash_request *req)
322{
323 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
324 u32 *in = (u32 *)ctx->digest;
325 u32 *hash = (u32 *)req->result;
326 int i, d, big_endian = 0;
327
328 if (!hash)
329 return;
330
331 switch (ctx->flags & FLAGS_MODE_MASK) {
332 case FLAGS_MODE_MD5:
333 d = MD5_DIGEST_SIZE / sizeof(u32);
334 break;
335 case FLAGS_MODE_SHA1:
336 /* OMAP2 SHA1 is big endian */
337 if (test_bit(FLAGS_BE32_SHA1, &ctx->dd->flags))
338 big_endian = 1;
339 d = SHA1_DIGEST_SIZE / sizeof(u32);
340 break;
341 case FLAGS_MODE_SHA224:
342 d = SHA224_DIGEST_SIZE / sizeof(u32);
343 break;
344 case FLAGS_MODE_SHA256:
345 d = SHA256_DIGEST_SIZE / sizeof(u32);
346 break;
347 case FLAGS_MODE_SHA384:
348 d = SHA384_DIGEST_SIZE / sizeof(u32);
349 break;
350 case FLAGS_MODE_SHA512:
351 d = SHA512_DIGEST_SIZE / sizeof(u32);
352 break;
353 default:
354 d = 0;
355 }
356
357 if (big_endian)
358 for (i = 0; i < d; i++)
359 put_unaligned(be32_to_cpup((__be32 *)in + i), &hash[i]);
360 else
361 for (i = 0; i < d; i++)
362 put_unaligned(le32_to_cpup((__le32 *)in + i), &hash[i]);
363}
364
365static void omap_sham_write_ctrl_omap2(struct omap_sham_dev *dd, size_t length,
366 int final, int dma)
367{
368 struct omap_sham_reqctx *ctx = ahash_request_ctx(dd->req);
369 u32 val = length << 5, mask;
370
371 if (likely(ctx->digcnt))
372 omap_sham_write(dd, SHA_REG_DIGCNT(dd), ctx->digcnt);
373
374 omap_sham_write_mask(dd, SHA_REG_MASK(dd),
375 SHA_REG_MASK_IT_EN | (dma ? SHA_REG_MASK_DMA_EN : 0),
376 SHA_REG_MASK_IT_EN | SHA_REG_MASK_DMA_EN);
377 /*
378 * Setting ALGO_CONST only for the first iteration
379 * and CLOSE_HASH only for the last one.
380 */
381 if ((ctx->flags & FLAGS_MODE_MASK) == FLAGS_MODE_SHA1)
382 val |= SHA_REG_CTRL_ALGO;
383 if (!ctx->digcnt)
384 val |= SHA_REG_CTRL_ALGO_CONST;
385 if (final)
386 val |= SHA_REG_CTRL_CLOSE_HASH;
387
388 mask = SHA_REG_CTRL_ALGO_CONST | SHA_REG_CTRL_CLOSE_HASH |
389 SHA_REG_CTRL_ALGO | SHA_REG_CTRL_LENGTH;
390
391 omap_sham_write_mask(dd, SHA_REG_CTRL, val, mask);
392}
393
394static void omap_sham_trigger_omap2(struct omap_sham_dev *dd, size_t length)
395{
396}
397
398static int omap_sham_poll_irq_omap2(struct omap_sham_dev *dd)
399{
400 return omap_sham_wait(dd, SHA_REG_CTRL, SHA_REG_CTRL_INPUT_READY);
401}
402
403static int get_block_size(struct omap_sham_reqctx *ctx)
404{
405 int d;
406
407 switch (ctx->flags & FLAGS_MODE_MASK) {
408 case FLAGS_MODE_MD5:
409 case FLAGS_MODE_SHA1:
410 d = SHA1_BLOCK_SIZE;
411 break;
412 case FLAGS_MODE_SHA224:
413 case FLAGS_MODE_SHA256:
414 d = SHA256_BLOCK_SIZE;
415 break;
416 case FLAGS_MODE_SHA384:
417 case FLAGS_MODE_SHA512:
418 d = SHA512_BLOCK_SIZE;
419 break;
420 default:
421 d = 0;
422 }
423
424 return d;
425}
426
427static void omap_sham_write_n(struct omap_sham_dev *dd, u32 offset,
428 u32 *value, int count)
429{
430 for (; count--; value++, offset += 4)
431 omap_sham_write(dd, offset, *value);
432}
433
434static void omap_sham_write_ctrl_omap4(struct omap_sham_dev *dd, size_t length,
435 int final, int dma)
436{
437 struct omap_sham_reqctx *ctx = ahash_request_ctx(dd->req);
438 u32 val, mask;
439
440 if (likely(ctx->digcnt))
441 omap_sham_write(dd, SHA_REG_DIGCNT(dd), ctx->digcnt);
442
443 /*
444 * Setting ALGO_CONST only for the first iteration and
445 * CLOSE_HASH only for the last one. Note that flags mode bits
446 * correspond to algorithm encoding in mode register.
447 */
448 val = (ctx->flags & FLAGS_MODE_MASK) >> (FLAGS_MODE_SHIFT);
449 if (!ctx->digcnt) {
450 struct crypto_ahash *tfm = crypto_ahash_reqtfm(dd->req);
451 struct omap_sham_ctx *tctx = crypto_ahash_ctx(tfm);
452 struct omap_sham_hmac_ctx *bctx = tctx->base;
453 int bs, nr_dr;
454
455 val |= SHA_REG_MODE_ALGO_CONSTANT;
456
457 if (ctx->flags & BIT(FLAGS_HMAC)) {
458 bs = get_block_size(ctx);
459 nr_dr = bs / (2 * sizeof(u32));
460 val |= SHA_REG_MODE_HMAC_KEY_PROC;
461 omap_sham_write_n(dd, SHA_REG_ODIGEST(dd, 0),
462 (u32 *)bctx->ipad, nr_dr);
463 omap_sham_write_n(dd, SHA_REG_IDIGEST(dd, 0),
464 (u32 *)bctx->ipad + nr_dr, nr_dr);
465 ctx->digcnt += bs;
466 }
467 }
468
469 if (final) {
470 val |= SHA_REG_MODE_CLOSE_HASH;
471
472 if (ctx->flags & BIT(FLAGS_HMAC))
473 val |= SHA_REG_MODE_HMAC_OUTER_HASH;
474 }
475
476 mask = SHA_REG_MODE_ALGO_CONSTANT | SHA_REG_MODE_CLOSE_HASH |
477 SHA_REG_MODE_ALGO_MASK | SHA_REG_MODE_HMAC_OUTER_HASH |
478 SHA_REG_MODE_HMAC_KEY_PROC;
479
480 dev_dbg(dd->dev, "ctrl: %08x, flags: %08lx\n", val, ctx->flags);
481 omap_sham_write_mask(dd, SHA_REG_MODE(dd), val, mask);
482 omap_sham_write(dd, SHA_REG_IRQENA, SHA_REG_IRQENA_OUTPUT_RDY);
483 omap_sham_write_mask(dd, SHA_REG_MASK(dd),
484 SHA_REG_MASK_IT_EN |
485 (dma ? SHA_REG_MASK_DMA_EN : 0),
486 SHA_REG_MASK_IT_EN | SHA_REG_MASK_DMA_EN);
487}
488
489static void omap_sham_trigger_omap4(struct omap_sham_dev *dd, size_t length)
490{
491 omap_sham_write(dd, SHA_REG_LENGTH(dd), length);
492}
493
494static int omap_sham_poll_irq_omap4(struct omap_sham_dev *dd)
495{
496 return omap_sham_wait(dd, SHA_REG_IRQSTATUS,
497 SHA_REG_IRQSTATUS_INPUT_RDY);
498}
499
500static int omap_sham_xmit_cpu(struct omap_sham_dev *dd, size_t length,
501 int final)
502{
503 struct omap_sham_reqctx *ctx = ahash_request_ctx(dd->req);
504 int count, len32, bs32, offset = 0;
505 const u32 *buffer;
506 int mlen;
507 struct sg_mapping_iter mi;
508
509 dev_dbg(dd->dev, "xmit_cpu: digcnt: %zd, length: %zd, final: %d\n",
510 ctx->digcnt, length, final);
511
512 dd->pdata->write_ctrl(dd, length, final, 0);
513 dd->pdata->trigger(dd, length);
514
515 /* should be non-zero before next lines to disable clocks later */
516 ctx->digcnt += length;
517 ctx->total -= length;
518
519 if (final)
520 set_bit(FLAGS_FINAL, &dd->flags); /* catch last interrupt */
521
522 set_bit(FLAGS_CPU, &dd->flags);
523
524 len32 = DIV_ROUND_UP(length, sizeof(u32));
525 bs32 = get_block_size(ctx) / sizeof(u32);
526
527 sg_miter_start(&mi, ctx->sg, ctx->sg_len,
528 SG_MITER_FROM_SG | SG_MITER_ATOMIC);
529
530 mlen = 0;
531
532 while (len32) {
533 if (dd->pdata->poll_irq(dd))
534 return -ETIMEDOUT;
535
536 for (count = 0; count < min(len32, bs32); count++, offset++) {
537 if (!mlen) {
538 sg_miter_next(&mi);
539 mlen = mi.length;
540 if (!mlen) {
541 pr_err("sg miter failure.\n");
542 return -EINVAL;
543 }
544 offset = 0;
545 buffer = mi.addr;
546 }
547 omap_sham_write(dd, SHA_REG_DIN(dd, count),
548 buffer[offset]);
549 mlen -= 4;
550 }
551 len32 -= min(len32, bs32);
552 }
553
554 sg_miter_stop(&mi);
555
556 return -EINPROGRESS;
557}
558
559static void omap_sham_dma_callback(void *param)
560{
561 struct omap_sham_dev *dd = param;
562
563 set_bit(FLAGS_DMA_READY, &dd->flags);
564 tasklet_schedule(&dd->done_task);
565}
566
567static int omap_sham_xmit_dma(struct omap_sham_dev *dd, size_t length,
568 int final)
569{
570 struct omap_sham_reqctx *ctx = ahash_request_ctx(dd->req);
571 struct dma_async_tx_descriptor *tx;
572 struct dma_slave_config cfg;
573 int ret;
574
575 dev_dbg(dd->dev, "xmit_dma: digcnt: %zd, length: %zd, final: %d\n",
576 ctx->digcnt, length, final);
577
578 if (!dma_map_sg(dd->dev, ctx->sg, ctx->sg_len, DMA_TO_DEVICE)) {
579 dev_err(dd->dev, "dma_map_sg error\n");
580 return -EINVAL;
581 }
582
583 memset(&cfg, 0, sizeof(cfg));
584
585 cfg.dst_addr = dd->phys_base + SHA_REG_DIN(dd, 0);
586 cfg.dst_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES;
587 cfg.dst_maxburst = get_block_size(ctx) / DMA_SLAVE_BUSWIDTH_4_BYTES;
588
589 ret = dmaengine_slave_config(dd->dma_lch, &cfg);
590 if (ret) {
591 pr_err("omap-sham: can't configure dmaengine slave: %d\n", ret);
592 return ret;
593 }
594
595 tx = dmaengine_prep_slave_sg(dd->dma_lch, ctx->sg, ctx->sg_len,
596 DMA_MEM_TO_DEV,
597 DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
598
599 if (!tx) {
600 dev_err(dd->dev, "prep_slave_sg failed\n");
601 return -EINVAL;
602 }
603
604 tx->callback = omap_sham_dma_callback;
605 tx->callback_param = dd;
606
607 dd->pdata->write_ctrl(dd, length, final, 1);
608
609 ctx->digcnt += length;
610 ctx->total -= length;
611
612 if (final)
613 set_bit(FLAGS_FINAL, &dd->flags); /* catch last interrupt */
614
615 set_bit(FLAGS_DMA_ACTIVE, &dd->flags);
616
617 dmaengine_submit(tx);
618 dma_async_issue_pending(dd->dma_lch);
619
620 dd->pdata->trigger(dd, length);
621
622 return -EINPROGRESS;
623}
624
625static int omap_sham_copy_sg_lists(struct omap_sham_reqctx *ctx,
626 struct scatterlist *sg, int bs, int new_len)
627{
628 int n = sg_nents(sg);
629 struct scatterlist *tmp;
630 int offset = ctx->offset;
631
632 ctx->total = new_len;
633
634 if (ctx->bufcnt)
635 n++;
636
637 ctx->sg = kmalloc_array(n, sizeof(*sg), GFP_KERNEL);
638 if (!ctx->sg)
639 return -ENOMEM;
640
641 sg_init_table(ctx->sg, n);
642
643 tmp = ctx->sg;
644
645 ctx->sg_len = 0;
646
647 if (ctx->bufcnt) {
648 sg_set_buf(tmp, ctx->dd->xmit_buf, ctx->bufcnt);
649 tmp = sg_next(tmp);
650 ctx->sg_len++;
651 new_len -= ctx->bufcnt;
652 }
653
654 while (sg && new_len) {
655 int len = sg->length - offset;
656
657 if (len <= 0) {
658 offset -= sg->length;
659 sg = sg_next(sg);
660 continue;
661 }
662
663 if (new_len < len)
664 len = new_len;
665
666 if (len > 0) {
667 new_len -= len;
668 sg_set_page(tmp, sg_page(sg), len, sg->offset + offset);
669 offset = 0;
670 ctx->offset = 0;
671 ctx->sg_len++;
672 if (new_len <= 0)
673 break;
674 tmp = sg_next(tmp);
675 }
676
677 sg = sg_next(sg);
678 }
679
680 if (tmp)
681 sg_mark_end(tmp);
682
683 set_bit(FLAGS_SGS_ALLOCED, &ctx->dd->flags);
684
685 ctx->offset += new_len - ctx->bufcnt;
686 ctx->bufcnt = 0;
687
688 return 0;
689}
690
691static int omap_sham_copy_sgs(struct omap_sham_reqctx *ctx,
692 struct scatterlist *sg, int bs,
693 unsigned int new_len)
694{
695 int pages;
696 void *buf;
697
698 pages = get_order(new_len);
699
700 buf = (void *)__get_free_pages(GFP_ATOMIC, pages);
701 if (!buf) {
702 pr_err("Couldn't allocate pages for unaligned cases.\n");
703 return -ENOMEM;
704 }
705
706 if (ctx->bufcnt)
707 memcpy(buf, ctx->dd->xmit_buf, ctx->bufcnt);
708
709 scatterwalk_map_and_copy(buf + ctx->bufcnt, sg, ctx->offset,
710 min(new_len, ctx->total) - ctx->bufcnt, 0);
711 sg_init_table(ctx->sgl, 1);
712 sg_set_buf(ctx->sgl, buf, new_len);
713 ctx->sg = ctx->sgl;
714 set_bit(FLAGS_SGS_COPIED, &ctx->dd->flags);
715 ctx->sg_len = 1;
716 ctx->offset += new_len - ctx->bufcnt;
717 ctx->bufcnt = 0;
718 ctx->total = new_len;
719
720 return 0;
721}
722
723static int omap_sham_align_sgs(struct scatterlist *sg,
724 int nbytes, int bs, bool final,
725 struct omap_sham_reqctx *rctx)
726{
727 int n = 0;
728 bool aligned = true;
729 bool list_ok = true;
730 struct scatterlist *sg_tmp = sg;
731 int new_len;
732 int offset = rctx->offset;
733 int bufcnt = rctx->bufcnt;
734
735 if (!sg || !sg->length || !nbytes) {
736 if (bufcnt) {
737 bufcnt = DIV_ROUND_UP(bufcnt, bs) * bs;
738 sg_init_table(rctx->sgl, 1);
739 sg_set_buf(rctx->sgl, rctx->dd->xmit_buf, bufcnt);
740 rctx->sg = rctx->sgl;
741 rctx->sg_len = 1;
742 }
743
744 return 0;
745 }
746
747 new_len = nbytes;
748
749 if (offset)
750 list_ok = false;
751
752 if (final)
753 new_len = DIV_ROUND_UP(new_len, bs) * bs;
754 else
755 new_len = (new_len - 1) / bs * bs;
756
757 if (!new_len)
758 return 0;
759
760 if (nbytes != new_len)
761 list_ok = false;
762
763 while (nbytes > 0 && sg_tmp) {
764 n++;
765
766 if (bufcnt) {
767 if (!IS_ALIGNED(bufcnt, bs)) {
768 aligned = false;
769 break;
770 }
771 nbytes -= bufcnt;
772 bufcnt = 0;
773 if (!nbytes)
774 list_ok = false;
775
776 continue;
777 }
778
779#ifdef CONFIG_ZONE_DMA
780 if (page_zonenum(sg_page(sg_tmp)) != ZONE_DMA) {
781 aligned = false;
782 break;
783 }
784#endif
785
786 if (offset < sg_tmp->length) {
787 if (!IS_ALIGNED(offset + sg_tmp->offset, 4)) {
788 aligned = false;
789 break;
790 }
791
792 if (!IS_ALIGNED(sg_tmp->length - offset, bs)) {
793 aligned = false;
794 break;
795 }
796 }
797
798 if (offset) {
799 offset -= sg_tmp->length;
800 if (offset < 0) {
801 nbytes += offset;
802 offset = 0;
803 }
804 } else {
805 nbytes -= sg_tmp->length;
806 }
807
808 sg_tmp = sg_next(sg_tmp);
809
810 if (nbytes < 0) {
811 list_ok = false;
812 break;
813 }
814 }
815
816 if (new_len > OMAP_SHA_MAX_DMA_LEN) {
817 new_len = OMAP_SHA_MAX_DMA_LEN;
818 aligned = false;
819 }
820
821 if (!aligned)
822 return omap_sham_copy_sgs(rctx, sg, bs, new_len);
823 else if (!list_ok)
824 return omap_sham_copy_sg_lists(rctx, sg, bs, new_len);
825
826 rctx->total = new_len;
827 rctx->offset += new_len;
828 rctx->sg_len = n;
829 if (rctx->bufcnt) {
830 sg_init_table(rctx->sgl, 2);
831 sg_set_buf(rctx->sgl, rctx->dd->xmit_buf, rctx->bufcnt);
832 sg_chain(rctx->sgl, 2, sg);
833 rctx->sg = rctx->sgl;
834 } else {
835 rctx->sg = sg;
836 }
837
838 return 0;
839}
840
841static int omap_sham_prepare_request(struct crypto_engine *engine, void *areq)
842{
843 struct ahash_request *req = container_of(areq, struct ahash_request,
844 base);
845 struct omap_sham_reqctx *rctx = ahash_request_ctx(req);
846 int bs;
847 int ret;
848 unsigned int nbytes;
849 bool final = rctx->flags & BIT(FLAGS_FINUP);
850 bool update = rctx->op == OP_UPDATE;
851 int hash_later;
852
853 bs = get_block_size(rctx);
854
855 nbytes = rctx->bufcnt;
856
857 if (update)
858 nbytes += req->nbytes - rctx->offset;
859
860 dev_dbg(rctx->dd->dev,
861 "%s: nbytes=%d, bs=%d, total=%d, offset=%d, bufcnt=%zd\n",
862 __func__, nbytes, bs, rctx->total, rctx->offset,
863 rctx->bufcnt);
864
865 if (!nbytes)
866 return 0;
867
868 rctx->total = nbytes;
869
870 if (update && req->nbytes && (!IS_ALIGNED(rctx->bufcnt, bs))) {
871 int len = bs - rctx->bufcnt % bs;
872
873 if (len > req->nbytes)
874 len = req->nbytes;
875 scatterwalk_map_and_copy(rctx->buffer + rctx->bufcnt, req->src,
876 0, len, 0);
877 rctx->bufcnt += len;
878 rctx->offset = len;
879 }
880
881 if (rctx->bufcnt)
882 memcpy(rctx->dd->xmit_buf, rctx->buffer, rctx->bufcnt);
883
884 ret = omap_sham_align_sgs(req->src, nbytes, bs, final, rctx);
885 if (ret)
886 return ret;
887
888 hash_later = nbytes - rctx->total;
889 if (hash_later < 0)
890 hash_later = 0;
891
892 if (hash_later && hash_later <= rctx->buflen) {
893 scatterwalk_map_and_copy(rctx->buffer,
894 req->src,
895 req->nbytes - hash_later,
896 hash_later, 0);
897
898 rctx->bufcnt = hash_later;
899 } else {
900 rctx->bufcnt = 0;
901 }
902
903 if (hash_later > rctx->buflen)
904 set_bit(FLAGS_HUGE, &rctx->dd->flags);
905
906 rctx->total = min(nbytes, rctx->total);
907
908 return 0;
909}
910
911static int omap_sham_update_dma_stop(struct omap_sham_dev *dd)
912{
913 struct omap_sham_reqctx *ctx = ahash_request_ctx(dd->req);
914
915 dma_unmap_sg(dd->dev, ctx->sg, ctx->sg_len, DMA_TO_DEVICE);
916
917 clear_bit(FLAGS_DMA_ACTIVE, &dd->flags);
918
919 return 0;
920}
921
922static struct omap_sham_dev *omap_sham_find_dev(struct omap_sham_reqctx *ctx)
923{
924 struct omap_sham_dev *dd;
925
926 if (ctx->dd)
927 return ctx->dd;
928
929 spin_lock_bh(&sham.lock);
930 dd = list_first_entry(&sham.dev_list, struct omap_sham_dev, list);
931 list_move_tail(&dd->list, &sham.dev_list);
932 ctx->dd = dd;
933 spin_unlock_bh(&sham.lock);
934
935 return dd;
936}
937
938static int omap_sham_init(struct ahash_request *req)
939{
940 struct crypto_ahash *tfm = crypto_ahash_reqtfm(req);
941 struct omap_sham_ctx *tctx = crypto_ahash_ctx(tfm);
942 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
943 struct omap_sham_dev *dd;
944 int bs = 0;
945
946 ctx->dd = NULL;
947
948 dd = omap_sham_find_dev(ctx);
949 if (!dd)
950 return -ENODEV;
951
952 ctx->flags = 0;
953
954 dev_dbg(dd->dev, "init: digest size: %d\n",
955 crypto_ahash_digestsize(tfm));
956
957 switch (crypto_ahash_digestsize(tfm)) {
958 case MD5_DIGEST_SIZE:
959 ctx->flags |= FLAGS_MODE_MD5;
960 bs = SHA1_BLOCK_SIZE;
961 break;
962 case SHA1_DIGEST_SIZE:
963 ctx->flags |= FLAGS_MODE_SHA1;
964 bs = SHA1_BLOCK_SIZE;
965 break;
966 case SHA224_DIGEST_SIZE:
967 ctx->flags |= FLAGS_MODE_SHA224;
968 bs = SHA224_BLOCK_SIZE;
969 break;
970 case SHA256_DIGEST_SIZE:
971 ctx->flags |= FLAGS_MODE_SHA256;
972 bs = SHA256_BLOCK_SIZE;
973 break;
974 case SHA384_DIGEST_SIZE:
975 ctx->flags |= FLAGS_MODE_SHA384;
976 bs = SHA384_BLOCK_SIZE;
977 break;
978 case SHA512_DIGEST_SIZE:
979 ctx->flags |= FLAGS_MODE_SHA512;
980 bs = SHA512_BLOCK_SIZE;
981 break;
982 }
983
984 ctx->bufcnt = 0;
985 ctx->digcnt = 0;
986 ctx->total = 0;
987 ctx->offset = 0;
988 ctx->buflen = BUFLEN;
989
990 if (tctx->flags & BIT(FLAGS_HMAC)) {
991 if (!test_bit(FLAGS_AUTO_XOR, &dd->flags)) {
992 struct omap_sham_hmac_ctx *bctx = tctx->base;
993
994 memcpy(ctx->buffer, bctx->ipad, bs);
995 ctx->bufcnt = bs;
996 }
997
998 ctx->flags |= BIT(FLAGS_HMAC);
999 }
1000
1001 return 0;
1002
1003}
1004
1005static int omap_sham_update_req(struct omap_sham_dev *dd)
1006{
1007 struct ahash_request *req = dd->req;
1008 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1009 int err;
1010 bool final = (ctx->flags & BIT(FLAGS_FINUP)) &&
1011 !(dd->flags & BIT(FLAGS_HUGE));
1012
1013 dev_dbg(dd->dev, "update_req: total: %u, digcnt: %zd, final: %d",
1014 ctx->total, ctx->digcnt, final);
1015
1016 if (ctx->total < get_block_size(ctx) ||
1017 ctx->total < dd->fallback_sz)
1018 ctx->flags |= BIT(FLAGS_CPU);
1019
1020 if (ctx->flags & BIT(FLAGS_CPU))
1021 err = omap_sham_xmit_cpu(dd, ctx->total, final);
1022 else
1023 err = omap_sham_xmit_dma(dd, ctx->total, final);
1024
1025 /* wait for dma completion before can take more data */
1026 dev_dbg(dd->dev, "update: err: %d, digcnt: %zd\n", err, ctx->digcnt);
1027
1028 return err;
1029}
1030
1031static int omap_sham_final_req(struct omap_sham_dev *dd)
1032{
1033 struct ahash_request *req = dd->req;
1034 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1035 int err = 0, use_dma = 1;
1036
1037 if (dd->flags & BIT(FLAGS_HUGE))
1038 return 0;
1039
1040 if ((ctx->total <= get_block_size(ctx)) || dd->polling_mode)
1041 /*
1042 * faster to handle last block with cpu or
1043 * use cpu when dma is not present.
1044 */
1045 use_dma = 0;
1046
1047 if (use_dma)
1048 err = omap_sham_xmit_dma(dd, ctx->total, 1);
1049 else
1050 err = omap_sham_xmit_cpu(dd, ctx->total, 1);
1051
1052 ctx->bufcnt = 0;
1053
1054 dev_dbg(dd->dev, "final_req: err: %d\n", err);
1055
1056 return err;
1057}
1058
1059static int omap_sham_hash_one_req(struct crypto_engine *engine, void *areq)
1060{
1061 struct ahash_request *req = container_of(areq, struct ahash_request,
1062 base);
1063 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1064 struct omap_sham_dev *dd = ctx->dd;
1065 int err;
1066 bool final = (ctx->flags & BIT(FLAGS_FINUP)) &&
1067 !(dd->flags & BIT(FLAGS_HUGE));
1068
1069 dev_dbg(dd->dev, "hash-one: op: %u, total: %u, digcnt: %zd, final: %d",
1070 ctx->op, ctx->total, ctx->digcnt, final);
1071
1072 err = omap_sham_prepare_request(engine, areq);
1073 if (err)
1074 return err;
1075
1076 err = pm_runtime_resume_and_get(dd->dev);
1077 if (err < 0) {
1078 dev_err(dd->dev, "failed to get sync: %d\n", err);
1079 return err;
1080 }
1081
1082 dd->err = 0;
1083 dd->req = req;
1084
1085 if (ctx->digcnt)
1086 dd->pdata->copy_hash(req, 0);
1087
1088 if (ctx->op == OP_UPDATE)
1089 err = omap_sham_update_req(dd);
1090 else if (ctx->op == OP_FINAL)
1091 err = omap_sham_final_req(dd);
1092
1093 if (err != -EINPROGRESS)
1094 omap_sham_finish_req(req, err);
1095
1096 return 0;
1097}
1098
1099static int omap_sham_finish_hmac(struct ahash_request *req)
1100{
1101 struct omap_sham_ctx *tctx = crypto_tfm_ctx(req->base.tfm);
1102 struct omap_sham_hmac_ctx *bctx = tctx->base;
1103 int bs = crypto_shash_blocksize(bctx->shash);
1104 int ds = crypto_shash_digestsize(bctx->shash);
1105 SHASH_DESC_ON_STACK(shash, bctx->shash);
1106
1107 shash->tfm = bctx->shash;
1108
1109 return crypto_shash_init(shash) ?:
1110 crypto_shash_update(shash, bctx->opad, bs) ?:
1111 crypto_shash_finup(shash, req->result, ds, req->result);
1112}
1113
1114static int omap_sham_finish(struct ahash_request *req)
1115{
1116 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1117 struct omap_sham_dev *dd = ctx->dd;
1118 int err = 0;
1119
1120 if (ctx->digcnt) {
1121 omap_sham_copy_ready_hash(req);
1122 if ((ctx->flags & BIT(FLAGS_HMAC)) &&
1123 !test_bit(FLAGS_AUTO_XOR, &dd->flags))
1124 err = omap_sham_finish_hmac(req);
1125 }
1126
1127 dev_dbg(dd->dev, "digcnt: %zd, bufcnt: %zd\n", ctx->digcnt, ctx->bufcnt);
1128
1129 return err;
1130}
1131
1132static void omap_sham_finish_req(struct ahash_request *req, int err)
1133{
1134 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1135 struct omap_sham_dev *dd = ctx->dd;
1136
1137 if (test_bit(FLAGS_SGS_COPIED, &dd->flags))
1138 free_pages((unsigned long)sg_virt(ctx->sg),
1139 get_order(ctx->sg->length));
1140
1141 if (test_bit(FLAGS_SGS_ALLOCED, &dd->flags))
1142 kfree(ctx->sg);
1143
1144 ctx->sg = NULL;
1145
1146 dd->flags &= ~(BIT(FLAGS_SGS_ALLOCED) | BIT(FLAGS_SGS_COPIED) |
1147 BIT(FLAGS_CPU) | BIT(FLAGS_DMA_READY) |
1148 BIT(FLAGS_OUTPUT_READY));
1149
1150 if (!err)
1151 dd->pdata->copy_hash(req, 1);
1152
1153 if (dd->flags & BIT(FLAGS_HUGE)) {
1154 /* Re-enqueue the request */
1155 omap_sham_enqueue(req, ctx->op);
1156 return;
1157 }
1158
1159 if (!err) {
1160 if (test_bit(FLAGS_FINAL, &dd->flags))
1161 err = omap_sham_finish(req);
1162 } else {
1163 ctx->flags |= BIT(FLAGS_ERROR);
1164 }
1165
1166 /* atomic operation is not needed here */
1167 dd->flags &= ~(BIT(FLAGS_FINAL) | BIT(FLAGS_CPU) |
1168 BIT(FLAGS_DMA_READY) | BIT(FLAGS_OUTPUT_READY));
1169
1170 pm_runtime_mark_last_busy(dd->dev);
1171 pm_runtime_put_autosuspend(dd->dev);
1172
1173 ctx->offset = 0;
1174
1175 crypto_finalize_hash_request(dd->engine, req, err);
1176}
1177
1178static int omap_sham_handle_queue(struct omap_sham_dev *dd,
1179 struct ahash_request *req)
1180{
1181 return crypto_transfer_hash_request_to_engine(dd->engine, req);
1182}
1183
1184static int omap_sham_enqueue(struct ahash_request *req, unsigned int op)
1185{
1186 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1187 struct omap_sham_dev *dd = ctx->dd;
1188
1189 ctx->op = op;
1190
1191 return omap_sham_handle_queue(dd, req);
1192}
1193
1194static int omap_sham_update(struct ahash_request *req)
1195{
1196 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1197 struct omap_sham_dev *dd = omap_sham_find_dev(ctx);
1198
1199 if (!req->nbytes)
1200 return 0;
1201
1202 if (ctx->bufcnt + req->nbytes <= ctx->buflen) {
1203 scatterwalk_map_and_copy(ctx->buffer + ctx->bufcnt, req->src,
1204 0, req->nbytes, 0);
1205 ctx->bufcnt += req->nbytes;
1206 return 0;
1207 }
1208
1209 if (dd->polling_mode)
1210 ctx->flags |= BIT(FLAGS_CPU);
1211
1212 return omap_sham_enqueue(req, OP_UPDATE);
1213}
1214
1215static int omap_sham_final_shash(struct ahash_request *req)
1216{
1217 struct omap_sham_ctx *tctx = crypto_tfm_ctx(req->base.tfm);
1218 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1219 int offset = 0;
1220
1221 /*
1222 * If we are running HMAC on limited hardware support, skip
1223 * the ipad in the beginning of the buffer if we are going for
1224 * software fallback algorithm.
1225 */
1226 if (test_bit(FLAGS_HMAC, &ctx->flags) &&
1227 !test_bit(FLAGS_AUTO_XOR, &ctx->dd->flags))
1228 offset = get_block_size(ctx);
1229
1230 return crypto_shash_tfm_digest(tctx->fallback, ctx->buffer + offset,
1231 ctx->bufcnt - offset, req->result);
1232}
1233
1234static int omap_sham_final(struct ahash_request *req)
1235{
1236 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1237
1238 ctx->flags |= BIT(FLAGS_FINUP);
1239
1240 if (ctx->flags & BIT(FLAGS_ERROR))
1241 return 0; /* uncompleted hash is not needed */
1242
1243 /*
1244 * OMAP HW accel works only with buffers >= 9.
1245 * HMAC is always >= 9 because ipad == block size.
1246 * If buffersize is less than fallback_sz, we use fallback
1247 * SW encoding, as using DMA + HW in this case doesn't provide
1248 * any benefit.
1249 */
1250 if (!ctx->digcnt && ctx->bufcnt < ctx->dd->fallback_sz)
1251 return omap_sham_final_shash(req);
1252 else if (ctx->bufcnt)
1253 return omap_sham_enqueue(req, OP_FINAL);
1254
1255 /* copy ready hash (+ finalize hmac) */
1256 return omap_sham_finish(req);
1257}
1258
1259static int omap_sham_finup(struct ahash_request *req)
1260{
1261 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1262 int err1, err2;
1263
1264 ctx->flags |= BIT(FLAGS_FINUP);
1265
1266 err1 = omap_sham_update(req);
1267 if (err1 == -EINPROGRESS || err1 == -EBUSY)
1268 return err1;
1269 /*
1270 * final() has to be always called to cleanup resources
1271 * even if udpate() failed, except EINPROGRESS
1272 */
1273 err2 = omap_sham_final(req);
1274
1275 return err1 ?: err2;
1276}
1277
1278static int omap_sham_digest(struct ahash_request *req)
1279{
1280 return omap_sham_init(req) ?: omap_sham_finup(req);
1281}
1282
1283static int omap_sham_setkey(struct crypto_ahash *tfm, const u8 *key,
1284 unsigned int keylen)
1285{
1286 struct omap_sham_ctx *tctx = crypto_ahash_ctx(tfm);
1287 struct omap_sham_hmac_ctx *bctx = tctx->base;
1288 int bs = crypto_shash_blocksize(bctx->shash);
1289 int ds = crypto_shash_digestsize(bctx->shash);
1290 int err, i;
1291
1292 err = crypto_shash_setkey(tctx->fallback, key, keylen);
1293 if (err)
1294 return err;
1295
1296 if (keylen > bs) {
1297 err = crypto_shash_tfm_digest(bctx->shash, key, keylen,
1298 bctx->ipad);
1299 if (err)
1300 return err;
1301 keylen = ds;
1302 } else {
1303 memcpy(bctx->ipad, key, keylen);
1304 }
1305
1306 memset(bctx->ipad + keylen, 0, bs - keylen);
1307
1308 if (!test_bit(FLAGS_AUTO_XOR, &sham.flags)) {
1309 memcpy(bctx->opad, bctx->ipad, bs);
1310
1311 for (i = 0; i < bs; i++) {
1312 bctx->ipad[i] ^= HMAC_IPAD_VALUE;
1313 bctx->opad[i] ^= HMAC_OPAD_VALUE;
1314 }
1315 }
1316
1317 return err;
1318}
1319
1320static int omap_sham_cra_init_alg(struct crypto_tfm *tfm, const char *alg_base)
1321{
1322 struct omap_sham_ctx *tctx = crypto_tfm_ctx(tfm);
1323 const char *alg_name = crypto_tfm_alg_name(tfm);
1324
1325 /* Allocate a fallback and abort if it failed. */
1326 tctx->fallback = crypto_alloc_shash(alg_name, 0,
1327 CRYPTO_ALG_NEED_FALLBACK);
1328 if (IS_ERR(tctx->fallback)) {
1329 pr_err("omap-sham: fallback driver '%s' "
1330 "could not be loaded.\n", alg_name);
1331 return PTR_ERR(tctx->fallback);
1332 }
1333
1334 crypto_ahash_set_reqsize(__crypto_ahash_cast(tfm),
1335 sizeof(struct omap_sham_reqctx) + BUFLEN);
1336
1337 if (alg_base) {
1338 struct omap_sham_hmac_ctx *bctx = tctx->base;
1339 tctx->flags |= BIT(FLAGS_HMAC);
1340 bctx->shash = crypto_alloc_shash(alg_base, 0,
1341 CRYPTO_ALG_NEED_FALLBACK);
1342 if (IS_ERR(bctx->shash)) {
1343 pr_err("omap-sham: base driver '%s' "
1344 "could not be loaded.\n", alg_base);
1345 crypto_free_shash(tctx->fallback);
1346 return PTR_ERR(bctx->shash);
1347 }
1348
1349 }
1350
1351 return 0;
1352}
1353
1354static int omap_sham_cra_init(struct crypto_tfm *tfm)
1355{
1356 return omap_sham_cra_init_alg(tfm, NULL);
1357}
1358
1359static int omap_sham_cra_sha1_init(struct crypto_tfm *tfm)
1360{
1361 return omap_sham_cra_init_alg(tfm, "sha1");
1362}
1363
1364static int omap_sham_cra_sha224_init(struct crypto_tfm *tfm)
1365{
1366 return omap_sham_cra_init_alg(tfm, "sha224");
1367}
1368
1369static int omap_sham_cra_sha256_init(struct crypto_tfm *tfm)
1370{
1371 return omap_sham_cra_init_alg(tfm, "sha256");
1372}
1373
1374static int omap_sham_cra_md5_init(struct crypto_tfm *tfm)
1375{
1376 return omap_sham_cra_init_alg(tfm, "md5");
1377}
1378
1379static int omap_sham_cra_sha384_init(struct crypto_tfm *tfm)
1380{
1381 return omap_sham_cra_init_alg(tfm, "sha384");
1382}
1383
1384static int omap_sham_cra_sha512_init(struct crypto_tfm *tfm)
1385{
1386 return omap_sham_cra_init_alg(tfm, "sha512");
1387}
1388
1389static void omap_sham_cra_exit(struct crypto_tfm *tfm)
1390{
1391 struct omap_sham_ctx *tctx = crypto_tfm_ctx(tfm);
1392
1393 crypto_free_shash(tctx->fallback);
1394 tctx->fallback = NULL;
1395
1396 if (tctx->flags & BIT(FLAGS_HMAC)) {
1397 struct omap_sham_hmac_ctx *bctx = tctx->base;
1398 crypto_free_shash(bctx->shash);
1399 }
1400}
1401
1402static int omap_sham_export(struct ahash_request *req, void *out)
1403{
1404 struct omap_sham_reqctx *rctx = ahash_request_ctx(req);
1405
1406 memcpy(out, rctx, sizeof(*rctx) + rctx->bufcnt);
1407
1408 return 0;
1409}
1410
1411static int omap_sham_import(struct ahash_request *req, const void *in)
1412{
1413 struct omap_sham_reqctx *rctx = ahash_request_ctx(req);
1414 const struct omap_sham_reqctx *ctx_in = in;
1415
1416 memcpy(rctx, in, sizeof(*rctx) + ctx_in->bufcnt);
1417
1418 return 0;
1419}
1420
1421static struct ahash_engine_alg algs_sha1_md5[] = {
1422{
1423 .base.init = omap_sham_init,
1424 .base.update = omap_sham_update,
1425 .base.final = omap_sham_final,
1426 .base.finup = omap_sham_finup,
1427 .base.digest = omap_sham_digest,
1428 .base.halg.digestsize = SHA1_DIGEST_SIZE,
1429 .base.halg.base = {
1430 .cra_name = "sha1",
1431 .cra_driver_name = "omap-sha1",
1432 .cra_priority = 400,
1433 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1434 CRYPTO_ALG_ASYNC |
1435 CRYPTO_ALG_NEED_FALLBACK,
1436 .cra_blocksize = SHA1_BLOCK_SIZE,
1437 .cra_ctxsize = sizeof(struct omap_sham_ctx),
1438 .cra_module = THIS_MODULE,
1439 .cra_init = omap_sham_cra_init,
1440 .cra_exit = omap_sham_cra_exit,
1441 },
1442 .op.do_one_request = omap_sham_hash_one_req,
1443},
1444{
1445 .base.init = omap_sham_init,
1446 .base.update = omap_sham_update,
1447 .base.final = omap_sham_final,
1448 .base.finup = omap_sham_finup,
1449 .base.digest = omap_sham_digest,
1450 .base.halg.digestsize = MD5_DIGEST_SIZE,
1451 .base.halg.base = {
1452 .cra_name = "md5",
1453 .cra_driver_name = "omap-md5",
1454 .cra_priority = 400,
1455 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1456 CRYPTO_ALG_ASYNC |
1457 CRYPTO_ALG_NEED_FALLBACK,
1458 .cra_blocksize = SHA1_BLOCK_SIZE,
1459 .cra_ctxsize = sizeof(struct omap_sham_ctx),
1460 .cra_module = THIS_MODULE,
1461 .cra_init = omap_sham_cra_init,
1462 .cra_exit = omap_sham_cra_exit,
1463 },
1464 .op.do_one_request = omap_sham_hash_one_req,
1465},
1466{
1467 .base.init = omap_sham_init,
1468 .base.update = omap_sham_update,
1469 .base.final = omap_sham_final,
1470 .base.finup = omap_sham_finup,
1471 .base.digest = omap_sham_digest,
1472 .base.setkey = omap_sham_setkey,
1473 .base.halg.digestsize = SHA1_DIGEST_SIZE,
1474 .base.halg.base = {
1475 .cra_name = "hmac(sha1)",
1476 .cra_driver_name = "omap-hmac-sha1",
1477 .cra_priority = 400,
1478 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1479 CRYPTO_ALG_ASYNC |
1480 CRYPTO_ALG_NEED_FALLBACK,
1481 .cra_blocksize = SHA1_BLOCK_SIZE,
1482 .cra_ctxsize = sizeof(struct omap_sham_ctx) +
1483 sizeof(struct omap_sham_hmac_ctx),
1484 .cra_module = THIS_MODULE,
1485 .cra_init = omap_sham_cra_sha1_init,
1486 .cra_exit = omap_sham_cra_exit,
1487 },
1488 .op.do_one_request = omap_sham_hash_one_req,
1489},
1490{
1491 .base.init = omap_sham_init,
1492 .base.update = omap_sham_update,
1493 .base.final = omap_sham_final,
1494 .base.finup = omap_sham_finup,
1495 .base.digest = omap_sham_digest,
1496 .base.setkey = omap_sham_setkey,
1497 .base.halg.digestsize = MD5_DIGEST_SIZE,
1498 .base.halg.base = {
1499 .cra_name = "hmac(md5)",
1500 .cra_driver_name = "omap-hmac-md5",
1501 .cra_priority = 400,
1502 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1503 CRYPTO_ALG_ASYNC |
1504 CRYPTO_ALG_NEED_FALLBACK,
1505 .cra_blocksize = SHA1_BLOCK_SIZE,
1506 .cra_ctxsize = sizeof(struct omap_sham_ctx) +
1507 sizeof(struct omap_sham_hmac_ctx),
1508 .cra_module = THIS_MODULE,
1509 .cra_init = omap_sham_cra_md5_init,
1510 .cra_exit = omap_sham_cra_exit,
1511 },
1512 .op.do_one_request = omap_sham_hash_one_req,
1513}
1514};
1515
1516/* OMAP4 has some algs in addition to what OMAP2 has */
1517static struct ahash_engine_alg algs_sha224_sha256[] = {
1518{
1519 .base.init = omap_sham_init,
1520 .base.update = omap_sham_update,
1521 .base.final = omap_sham_final,
1522 .base.finup = omap_sham_finup,
1523 .base.digest = omap_sham_digest,
1524 .base.halg.digestsize = SHA224_DIGEST_SIZE,
1525 .base.halg.base = {
1526 .cra_name = "sha224",
1527 .cra_driver_name = "omap-sha224",
1528 .cra_priority = 400,
1529 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1530 CRYPTO_ALG_ASYNC |
1531 CRYPTO_ALG_NEED_FALLBACK,
1532 .cra_blocksize = SHA224_BLOCK_SIZE,
1533 .cra_ctxsize = sizeof(struct omap_sham_ctx),
1534 .cra_module = THIS_MODULE,
1535 .cra_init = omap_sham_cra_init,
1536 .cra_exit = omap_sham_cra_exit,
1537 },
1538 .op.do_one_request = omap_sham_hash_one_req,
1539},
1540{
1541 .base.init = omap_sham_init,
1542 .base.update = omap_sham_update,
1543 .base.final = omap_sham_final,
1544 .base.finup = omap_sham_finup,
1545 .base.digest = omap_sham_digest,
1546 .base.halg.digestsize = SHA256_DIGEST_SIZE,
1547 .base.halg.base = {
1548 .cra_name = "sha256",
1549 .cra_driver_name = "omap-sha256",
1550 .cra_priority = 400,
1551 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1552 CRYPTO_ALG_ASYNC |
1553 CRYPTO_ALG_NEED_FALLBACK,
1554 .cra_blocksize = SHA256_BLOCK_SIZE,
1555 .cra_ctxsize = sizeof(struct omap_sham_ctx),
1556 .cra_module = THIS_MODULE,
1557 .cra_init = omap_sham_cra_init,
1558 .cra_exit = omap_sham_cra_exit,
1559 },
1560 .op.do_one_request = omap_sham_hash_one_req,
1561},
1562{
1563 .base.init = omap_sham_init,
1564 .base.update = omap_sham_update,
1565 .base.final = omap_sham_final,
1566 .base.finup = omap_sham_finup,
1567 .base.digest = omap_sham_digest,
1568 .base.setkey = omap_sham_setkey,
1569 .base.halg.digestsize = SHA224_DIGEST_SIZE,
1570 .base.halg.base = {
1571 .cra_name = "hmac(sha224)",
1572 .cra_driver_name = "omap-hmac-sha224",
1573 .cra_priority = 400,
1574 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1575 CRYPTO_ALG_ASYNC |
1576 CRYPTO_ALG_NEED_FALLBACK,
1577 .cra_blocksize = SHA224_BLOCK_SIZE,
1578 .cra_ctxsize = sizeof(struct omap_sham_ctx) +
1579 sizeof(struct omap_sham_hmac_ctx),
1580 .cra_module = THIS_MODULE,
1581 .cra_init = omap_sham_cra_sha224_init,
1582 .cra_exit = omap_sham_cra_exit,
1583 },
1584 .op.do_one_request = omap_sham_hash_one_req,
1585},
1586{
1587 .base.init = omap_sham_init,
1588 .base.update = omap_sham_update,
1589 .base.final = omap_sham_final,
1590 .base.finup = omap_sham_finup,
1591 .base.digest = omap_sham_digest,
1592 .base.setkey = omap_sham_setkey,
1593 .base.halg.digestsize = SHA256_DIGEST_SIZE,
1594 .base.halg.base = {
1595 .cra_name = "hmac(sha256)",
1596 .cra_driver_name = "omap-hmac-sha256",
1597 .cra_priority = 400,
1598 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1599 CRYPTO_ALG_ASYNC |
1600 CRYPTO_ALG_NEED_FALLBACK,
1601 .cra_blocksize = SHA256_BLOCK_SIZE,
1602 .cra_ctxsize = sizeof(struct omap_sham_ctx) +
1603 sizeof(struct omap_sham_hmac_ctx),
1604 .cra_module = THIS_MODULE,
1605 .cra_init = omap_sham_cra_sha256_init,
1606 .cra_exit = omap_sham_cra_exit,
1607 },
1608 .op.do_one_request = omap_sham_hash_one_req,
1609},
1610};
1611
1612static struct ahash_engine_alg algs_sha384_sha512[] = {
1613{
1614 .base.init = omap_sham_init,
1615 .base.update = omap_sham_update,
1616 .base.final = omap_sham_final,
1617 .base.finup = omap_sham_finup,
1618 .base.digest = omap_sham_digest,
1619 .base.halg.digestsize = SHA384_DIGEST_SIZE,
1620 .base.halg.base = {
1621 .cra_name = "sha384",
1622 .cra_driver_name = "omap-sha384",
1623 .cra_priority = 400,
1624 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1625 CRYPTO_ALG_ASYNC |
1626 CRYPTO_ALG_NEED_FALLBACK,
1627 .cra_blocksize = SHA384_BLOCK_SIZE,
1628 .cra_ctxsize = sizeof(struct omap_sham_ctx),
1629 .cra_module = THIS_MODULE,
1630 .cra_init = omap_sham_cra_init,
1631 .cra_exit = omap_sham_cra_exit,
1632 },
1633 .op.do_one_request = omap_sham_hash_one_req,
1634},
1635{
1636 .base.init = omap_sham_init,
1637 .base.update = omap_sham_update,
1638 .base.final = omap_sham_final,
1639 .base.finup = omap_sham_finup,
1640 .base.digest = omap_sham_digest,
1641 .base.halg.digestsize = SHA512_DIGEST_SIZE,
1642 .base.halg.base = {
1643 .cra_name = "sha512",
1644 .cra_driver_name = "omap-sha512",
1645 .cra_priority = 400,
1646 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1647 CRYPTO_ALG_ASYNC |
1648 CRYPTO_ALG_NEED_FALLBACK,
1649 .cra_blocksize = SHA512_BLOCK_SIZE,
1650 .cra_ctxsize = sizeof(struct omap_sham_ctx),
1651 .cra_module = THIS_MODULE,
1652 .cra_init = omap_sham_cra_init,
1653 .cra_exit = omap_sham_cra_exit,
1654 },
1655 .op.do_one_request = omap_sham_hash_one_req,
1656},
1657{
1658 .base.init = omap_sham_init,
1659 .base.update = omap_sham_update,
1660 .base.final = omap_sham_final,
1661 .base.finup = omap_sham_finup,
1662 .base.digest = omap_sham_digest,
1663 .base.setkey = omap_sham_setkey,
1664 .base.halg.digestsize = SHA384_DIGEST_SIZE,
1665 .base.halg.base = {
1666 .cra_name = "hmac(sha384)",
1667 .cra_driver_name = "omap-hmac-sha384",
1668 .cra_priority = 400,
1669 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1670 CRYPTO_ALG_ASYNC |
1671 CRYPTO_ALG_NEED_FALLBACK,
1672 .cra_blocksize = SHA384_BLOCK_SIZE,
1673 .cra_ctxsize = sizeof(struct omap_sham_ctx) +
1674 sizeof(struct omap_sham_hmac_ctx),
1675 .cra_module = THIS_MODULE,
1676 .cra_init = omap_sham_cra_sha384_init,
1677 .cra_exit = omap_sham_cra_exit,
1678 },
1679 .op.do_one_request = omap_sham_hash_one_req,
1680},
1681{
1682 .base.init = omap_sham_init,
1683 .base.update = omap_sham_update,
1684 .base.final = omap_sham_final,
1685 .base.finup = omap_sham_finup,
1686 .base.digest = omap_sham_digest,
1687 .base.setkey = omap_sham_setkey,
1688 .base.halg.digestsize = SHA512_DIGEST_SIZE,
1689 .base.halg.base = {
1690 .cra_name = "hmac(sha512)",
1691 .cra_driver_name = "omap-hmac-sha512",
1692 .cra_priority = 400,
1693 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1694 CRYPTO_ALG_ASYNC |
1695 CRYPTO_ALG_NEED_FALLBACK,
1696 .cra_blocksize = SHA512_BLOCK_SIZE,
1697 .cra_ctxsize = sizeof(struct omap_sham_ctx) +
1698 sizeof(struct omap_sham_hmac_ctx),
1699 .cra_module = THIS_MODULE,
1700 .cra_init = omap_sham_cra_sha512_init,
1701 .cra_exit = omap_sham_cra_exit,
1702 },
1703 .op.do_one_request = omap_sham_hash_one_req,
1704},
1705};
1706
1707static void omap_sham_done_task(unsigned long data)
1708{
1709 struct omap_sham_dev *dd = (struct omap_sham_dev *)data;
1710 int err = 0;
1711
1712 dev_dbg(dd->dev, "%s: flags=%lx\n", __func__, dd->flags);
1713
1714 if (test_bit(FLAGS_CPU, &dd->flags)) {
1715 if (test_and_clear_bit(FLAGS_OUTPUT_READY, &dd->flags))
1716 goto finish;
1717 } else if (test_bit(FLAGS_DMA_READY, &dd->flags)) {
1718 if (test_bit(FLAGS_DMA_ACTIVE, &dd->flags)) {
1719 omap_sham_update_dma_stop(dd);
1720 if (dd->err) {
1721 err = dd->err;
1722 goto finish;
1723 }
1724 }
1725 if (test_and_clear_bit(FLAGS_OUTPUT_READY, &dd->flags)) {
1726 /* hash or semi-hash ready */
1727 clear_bit(FLAGS_DMA_READY, &dd->flags);
1728 goto finish;
1729 }
1730 }
1731
1732 return;
1733
1734finish:
1735 dev_dbg(dd->dev, "update done: err: %d\n", err);
1736 /* finish curent request */
1737 omap_sham_finish_req(dd->req, err);
1738}
1739
1740static irqreturn_t omap_sham_irq_common(struct omap_sham_dev *dd)
1741{
1742 set_bit(FLAGS_OUTPUT_READY, &dd->flags);
1743 tasklet_schedule(&dd->done_task);
1744
1745 return IRQ_HANDLED;
1746}
1747
1748static irqreturn_t omap_sham_irq_omap2(int irq, void *dev_id)
1749{
1750 struct omap_sham_dev *dd = dev_id;
1751
1752 if (unlikely(test_bit(FLAGS_FINAL, &dd->flags)))
1753 /* final -> allow device to go to power-saving mode */
1754 omap_sham_write_mask(dd, SHA_REG_CTRL, 0, SHA_REG_CTRL_LENGTH);
1755
1756 omap_sham_write_mask(dd, SHA_REG_CTRL, SHA_REG_CTRL_OUTPUT_READY,
1757 SHA_REG_CTRL_OUTPUT_READY);
1758 omap_sham_read(dd, SHA_REG_CTRL);
1759
1760 return omap_sham_irq_common(dd);
1761}
1762
1763static irqreturn_t omap_sham_irq_omap4(int irq, void *dev_id)
1764{
1765 struct omap_sham_dev *dd = dev_id;
1766
1767 omap_sham_write_mask(dd, SHA_REG_MASK(dd), 0, SHA_REG_MASK_IT_EN);
1768
1769 return omap_sham_irq_common(dd);
1770}
1771
1772static struct omap_sham_algs_info omap_sham_algs_info_omap2[] = {
1773 {
1774 .algs_list = algs_sha1_md5,
1775 .size = ARRAY_SIZE(algs_sha1_md5),
1776 },
1777};
1778
1779static const struct omap_sham_pdata omap_sham_pdata_omap2 = {
1780 .algs_info = omap_sham_algs_info_omap2,
1781 .algs_info_size = ARRAY_SIZE(omap_sham_algs_info_omap2),
1782 .flags = BIT(FLAGS_BE32_SHA1),
1783 .digest_size = SHA1_DIGEST_SIZE,
1784 .copy_hash = omap_sham_copy_hash_omap2,
1785 .write_ctrl = omap_sham_write_ctrl_omap2,
1786 .trigger = omap_sham_trigger_omap2,
1787 .poll_irq = omap_sham_poll_irq_omap2,
1788 .intr_hdlr = omap_sham_irq_omap2,
1789 .idigest_ofs = 0x00,
1790 .din_ofs = 0x1c,
1791 .digcnt_ofs = 0x14,
1792 .rev_ofs = 0x5c,
1793 .mask_ofs = 0x60,
1794 .sysstatus_ofs = 0x64,
1795 .major_mask = 0xf0,
1796 .major_shift = 4,
1797 .minor_mask = 0x0f,
1798 .minor_shift = 0,
1799};
1800
1801#ifdef CONFIG_OF
1802static struct omap_sham_algs_info omap_sham_algs_info_omap4[] = {
1803 {
1804 .algs_list = algs_sha1_md5,
1805 .size = ARRAY_SIZE(algs_sha1_md5),
1806 },
1807 {
1808 .algs_list = algs_sha224_sha256,
1809 .size = ARRAY_SIZE(algs_sha224_sha256),
1810 },
1811};
1812
1813static const struct omap_sham_pdata omap_sham_pdata_omap4 = {
1814 .algs_info = omap_sham_algs_info_omap4,
1815 .algs_info_size = ARRAY_SIZE(omap_sham_algs_info_omap4),
1816 .flags = BIT(FLAGS_AUTO_XOR),
1817 .digest_size = SHA256_DIGEST_SIZE,
1818 .copy_hash = omap_sham_copy_hash_omap4,
1819 .write_ctrl = omap_sham_write_ctrl_omap4,
1820 .trigger = omap_sham_trigger_omap4,
1821 .poll_irq = omap_sham_poll_irq_omap4,
1822 .intr_hdlr = omap_sham_irq_omap4,
1823 .idigest_ofs = 0x020,
1824 .odigest_ofs = 0x0,
1825 .din_ofs = 0x080,
1826 .digcnt_ofs = 0x040,
1827 .rev_ofs = 0x100,
1828 .mask_ofs = 0x110,
1829 .sysstatus_ofs = 0x114,
1830 .mode_ofs = 0x44,
1831 .length_ofs = 0x48,
1832 .major_mask = 0x0700,
1833 .major_shift = 8,
1834 .minor_mask = 0x003f,
1835 .minor_shift = 0,
1836};
1837
1838static struct omap_sham_algs_info omap_sham_algs_info_omap5[] = {
1839 {
1840 .algs_list = algs_sha1_md5,
1841 .size = ARRAY_SIZE(algs_sha1_md5),
1842 },
1843 {
1844 .algs_list = algs_sha224_sha256,
1845 .size = ARRAY_SIZE(algs_sha224_sha256),
1846 },
1847 {
1848 .algs_list = algs_sha384_sha512,
1849 .size = ARRAY_SIZE(algs_sha384_sha512),
1850 },
1851};
1852
1853static const struct omap_sham_pdata omap_sham_pdata_omap5 = {
1854 .algs_info = omap_sham_algs_info_omap5,
1855 .algs_info_size = ARRAY_SIZE(omap_sham_algs_info_omap5),
1856 .flags = BIT(FLAGS_AUTO_XOR),
1857 .digest_size = SHA512_DIGEST_SIZE,
1858 .copy_hash = omap_sham_copy_hash_omap4,
1859 .write_ctrl = omap_sham_write_ctrl_omap4,
1860 .trigger = omap_sham_trigger_omap4,
1861 .poll_irq = omap_sham_poll_irq_omap4,
1862 .intr_hdlr = omap_sham_irq_omap4,
1863 .idigest_ofs = 0x240,
1864 .odigest_ofs = 0x200,
1865 .din_ofs = 0x080,
1866 .digcnt_ofs = 0x280,
1867 .rev_ofs = 0x100,
1868 .mask_ofs = 0x110,
1869 .sysstatus_ofs = 0x114,
1870 .mode_ofs = 0x284,
1871 .length_ofs = 0x288,
1872 .major_mask = 0x0700,
1873 .major_shift = 8,
1874 .minor_mask = 0x003f,
1875 .minor_shift = 0,
1876};
1877
1878static const struct of_device_id omap_sham_of_match[] = {
1879 {
1880 .compatible = "ti,omap2-sham",
1881 .data = &omap_sham_pdata_omap2,
1882 },
1883 {
1884 .compatible = "ti,omap3-sham",
1885 .data = &omap_sham_pdata_omap2,
1886 },
1887 {
1888 .compatible = "ti,omap4-sham",
1889 .data = &omap_sham_pdata_omap4,
1890 },
1891 {
1892 .compatible = "ti,omap5-sham",
1893 .data = &omap_sham_pdata_omap5,
1894 },
1895 {},
1896};
1897MODULE_DEVICE_TABLE(of, omap_sham_of_match);
1898
1899static int omap_sham_get_res_of(struct omap_sham_dev *dd,
1900 struct device *dev, struct resource *res)
1901{
1902 struct device_node *node = dev->of_node;
1903 int err = 0;
1904
1905 dd->pdata = of_device_get_match_data(dev);
1906 if (!dd->pdata) {
1907 dev_err(dev, "no compatible OF match\n");
1908 err = -EINVAL;
1909 goto err;
1910 }
1911
1912 err = of_address_to_resource(node, 0, res);
1913 if (err < 0) {
1914 dev_err(dev, "can't translate OF node address\n");
1915 err = -EINVAL;
1916 goto err;
1917 }
1918
1919 dd->irq = irq_of_parse_and_map(node, 0);
1920 if (!dd->irq) {
1921 dev_err(dev, "can't translate OF irq value\n");
1922 err = -EINVAL;
1923 goto err;
1924 }
1925
1926err:
1927 return err;
1928}
1929#else
1930static const struct of_device_id omap_sham_of_match[] = {
1931 {},
1932};
1933
1934static int omap_sham_get_res_of(struct omap_sham_dev *dd,
1935 struct device *dev, struct resource *res)
1936{
1937 return -EINVAL;
1938}
1939#endif
1940
1941static int omap_sham_get_res_pdev(struct omap_sham_dev *dd,
1942 struct platform_device *pdev, struct resource *res)
1943{
1944 struct device *dev = &pdev->dev;
1945 struct resource *r;
1946 int err = 0;
1947
1948 /* Get the base address */
1949 r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1950 if (!r) {
1951 dev_err(dev, "no MEM resource info\n");
1952 err = -ENODEV;
1953 goto err;
1954 }
1955 memcpy(res, r, sizeof(*res));
1956
1957 /* Get the IRQ */
1958 dd->irq = platform_get_irq(pdev, 0);
1959 if (dd->irq < 0) {
1960 err = dd->irq;
1961 goto err;
1962 }
1963
1964 /* Only OMAP2/3 can be non-DT */
1965 dd->pdata = &omap_sham_pdata_omap2;
1966
1967err:
1968 return err;
1969}
1970
1971static ssize_t fallback_show(struct device *dev, struct device_attribute *attr,
1972 char *buf)
1973{
1974 struct omap_sham_dev *dd = dev_get_drvdata(dev);
1975
1976 return sprintf(buf, "%d\n", dd->fallback_sz);
1977}
1978
1979static ssize_t fallback_store(struct device *dev, struct device_attribute *attr,
1980 const char *buf, size_t size)
1981{
1982 struct omap_sham_dev *dd = dev_get_drvdata(dev);
1983 ssize_t status;
1984 long value;
1985
1986 status = kstrtol(buf, 0, &value);
1987 if (status)
1988 return status;
1989
1990 /* HW accelerator only works with buffers > 9 */
1991 if (value < 9) {
1992 dev_err(dev, "minimum fallback size 9\n");
1993 return -EINVAL;
1994 }
1995
1996 dd->fallback_sz = value;
1997
1998 return size;
1999}
2000
2001static ssize_t queue_len_show(struct device *dev, struct device_attribute *attr,
2002 char *buf)
2003{
2004 struct omap_sham_dev *dd = dev_get_drvdata(dev);
2005
2006 return sprintf(buf, "%d\n", dd->queue.max_qlen);
2007}
2008
2009static ssize_t queue_len_store(struct device *dev,
2010 struct device_attribute *attr, const char *buf,
2011 size_t size)
2012{
2013 struct omap_sham_dev *dd = dev_get_drvdata(dev);
2014 ssize_t status;
2015 long value;
2016
2017 status = kstrtol(buf, 0, &value);
2018 if (status)
2019 return status;
2020
2021 if (value < 1)
2022 return -EINVAL;
2023
2024 /*
2025 * Changing the queue size in fly is safe, if size becomes smaller
2026 * than current size, it will just not accept new entries until
2027 * it has shrank enough.
2028 */
2029 dd->queue.max_qlen = value;
2030
2031 return size;
2032}
2033
2034static DEVICE_ATTR_RW(queue_len);
2035static DEVICE_ATTR_RW(fallback);
2036
2037static struct attribute *omap_sham_attrs[] = {
2038 &dev_attr_queue_len.attr,
2039 &dev_attr_fallback.attr,
2040 NULL,
2041};
2042
2043static const struct attribute_group omap_sham_attr_group = {
2044 .attrs = omap_sham_attrs,
2045};
2046
2047static int omap_sham_probe(struct platform_device *pdev)
2048{
2049 struct omap_sham_dev *dd;
2050 struct device *dev = &pdev->dev;
2051 struct resource res;
2052 dma_cap_mask_t mask;
2053 int err, i, j;
2054 u32 rev;
2055
2056 dd = devm_kzalloc(dev, sizeof(struct omap_sham_dev), GFP_KERNEL);
2057 if (dd == NULL) {
2058 dev_err(dev, "unable to alloc data struct.\n");
2059 err = -ENOMEM;
2060 goto data_err;
2061 }
2062 dd->dev = dev;
2063 platform_set_drvdata(pdev, dd);
2064
2065 INIT_LIST_HEAD(&dd->list);
2066 tasklet_init(&dd->done_task, omap_sham_done_task, (unsigned long)dd);
2067 crypto_init_queue(&dd->queue, OMAP_SHAM_QUEUE_LENGTH);
2068
2069 err = (dev->of_node) ? omap_sham_get_res_of(dd, dev, &res) :
2070 omap_sham_get_res_pdev(dd, pdev, &res);
2071 if (err)
2072 goto data_err;
2073
2074 dd->io_base = devm_ioremap_resource(dev, &res);
2075 if (IS_ERR(dd->io_base)) {
2076 err = PTR_ERR(dd->io_base);
2077 goto data_err;
2078 }
2079 dd->phys_base = res.start;
2080
2081 err = devm_request_irq(dev, dd->irq, dd->pdata->intr_hdlr,
2082 IRQF_TRIGGER_NONE, dev_name(dev), dd);
2083 if (err) {
2084 dev_err(dev, "unable to request irq %d, err = %d\n",
2085 dd->irq, err);
2086 goto data_err;
2087 }
2088
2089 dma_cap_zero(mask);
2090 dma_cap_set(DMA_SLAVE, mask);
2091
2092 dd->dma_lch = dma_request_chan(dev, "rx");
2093 if (IS_ERR(dd->dma_lch)) {
2094 err = PTR_ERR(dd->dma_lch);
2095 if (err == -EPROBE_DEFER)
2096 goto data_err;
2097
2098 dd->polling_mode = 1;
2099 dev_dbg(dev, "using polling mode instead of dma\n");
2100 }
2101
2102 dd->flags |= dd->pdata->flags;
2103 sham.flags |= dd->pdata->flags;
2104
2105 pm_runtime_use_autosuspend(dev);
2106 pm_runtime_set_autosuspend_delay(dev, DEFAULT_AUTOSUSPEND_DELAY);
2107
2108 dd->fallback_sz = OMAP_SHA_DMA_THRESHOLD;
2109
2110 pm_runtime_enable(dev);
2111
2112 err = pm_runtime_resume_and_get(dev);
2113 if (err < 0) {
2114 dev_err(dev, "failed to get sync: %d\n", err);
2115 goto err_pm;
2116 }
2117
2118 rev = omap_sham_read(dd, SHA_REG_REV(dd));
2119 pm_runtime_put_sync(&pdev->dev);
2120
2121 dev_info(dev, "hw accel on OMAP rev %u.%u\n",
2122 (rev & dd->pdata->major_mask) >> dd->pdata->major_shift,
2123 (rev & dd->pdata->minor_mask) >> dd->pdata->minor_shift);
2124
2125 spin_lock_bh(&sham.lock);
2126 list_add_tail(&dd->list, &sham.dev_list);
2127 spin_unlock_bh(&sham.lock);
2128
2129 dd->engine = crypto_engine_alloc_init(dev, 1);
2130 if (!dd->engine) {
2131 err = -ENOMEM;
2132 goto err_engine;
2133 }
2134
2135 err = crypto_engine_start(dd->engine);
2136 if (err)
2137 goto err_engine_start;
2138
2139 for (i = 0; i < dd->pdata->algs_info_size; i++) {
2140 if (dd->pdata->algs_info[i].registered)
2141 break;
2142
2143 for (j = 0; j < dd->pdata->algs_info[i].size; j++) {
2144 struct ahash_engine_alg *ealg;
2145 struct ahash_alg *alg;
2146
2147 ealg = &dd->pdata->algs_info[i].algs_list[j];
2148 alg = &ealg->base;
2149 alg->export = omap_sham_export;
2150 alg->import = omap_sham_import;
2151 alg->halg.statesize = sizeof(struct omap_sham_reqctx) +
2152 BUFLEN;
2153 err = crypto_engine_register_ahash(ealg);
2154 if (err)
2155 goto err_algs;
2156
2157 dd->pdata->algs_info[i].registered++;
2158 }
2159 }
2160
2161 err = sysfs_create_group(&dev->kobj, &omap_sham_attr_group);
2162 if (err) {
2163 dev_err(dev, "could not create sysfs device attrs\n");
2164 goto err_algs;
2165 }
2166
2167 return 0;
2168
2169err_algs:
2170 for (i = dd->pdata->algs_info_size - 1; i >= 0; i--)
2171 for (j = dd->pdata->algs_info[i].registered - 1; j >= 0; j--)
2172 crypto_engine_unregister_ahash(
2173 &dd->pdata->algs_info[i].algs_list[j]);
2174err_engine_start:
2175 crypto_engine_exit(dd->engine);
2176err_engine:
2177 spin_lock_bh(&sham.lock);
2178 list_del(&dd->list);
2179 spin_unlock_bh(&sham.lock);
2180err_pm:
2181 pm_runtime_dont_use_autosuspend(dev);
2182 pm_runtime_disable(dev);
2183 if (!dd->polling_mode)
2184 dma_release_channel(dd->dma_lch);
2185data_err:
2186 dev_err(dev, "initialization failed.\n");
2187
2188 return err;
2189}
2190
2191static void omap_sham_remove(struct platform_device *pdev)
2192{
2193 struct omap_sham_dev *dd;
2194 int i, j;
2195
2196 dd = platform_get_drvdata(pdev);
2197
2198 spin_lock_bh(&sham.lock);
2199 list_del(&dd->list);
2200 spin_unlock_bh(&sham.lock);
2201 for (i = dd->pdata->algs_info_size - 1; i >= 0; i--)
2202 for (j = dd->pdata->algs_info[i].registered - 1; j >= 0; j--) {
2203 crypto_engine_unregister_ahash(
2204 &dd->pdata->algs_info[i].algs_list[j]);
2205 dd->pdata->algs_info[i].registered--;
2206 }
2207 tasklet_kill(&dd->done_task);
2208 pm_runtime_dont_use_autosuspend(&pdev->dev);
2209 pm_runtime_disable(&pdev->dev);
2210
2211 if (!dd->polling_mode)
2212 dma_release_channel(dd->dma_lch);
2213
2214 sysfs_remove_group(&dd->dev->kobj, &omap_sham_attr_group);
2215}
2216
2217static struct platform_driver omap_sham_driver = {
2218 .probe = omap_sham_probe,
2219 .remove_new = omap_sham_remove,
2220 .driver = {
2221 .name = "omap-sham",
2222 .of_match_table = omap_sham_of_match,
2223 },
2224};
2225
2226module_platform_driver(omap_sham_driver);
2227
2228MODULE_DESCRIPTION("OMAP SHA1/MD5 hw acceleration support.");
2229MODULE_LICENSE("GPL v2");
2230MODULE_AUTHOR("Dmitry Kasatkin");
2231MODULE_ALIAS("platform:omap-sham");
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Cryptographic API.
4 *
5 * Support for OMAP SHA1/MD5 HW acceleration.
6 *
7 * Copyright (c) 2010 Nokia Corporation
8 * Author: Dmitry Kasatkin <dmitry.kasatkin@nokia.com>
9 * Copyright (c) 2011 Texas Instruments Incorporated
10 *
11 * Some ideas are from old omap-sha1-md5.c driver.
12 */
13
14#define pr_fmt(fmt) "%s: " fmt, __func__
15
16#include <linux/err.h>
17#include <linux/device.h>
18#include <linux/module.h>
19#include <linux/init.h>
20#include <linux/errno.h>
21#include <linux/interrupt.h>
22#include <linux/kernel.h>
23#include <linux/irq.h>
24#include <linux/io.h>
25#include <linux/platform_device.h>
26#include <linux/scatterlist.h>
27#include <linux/dma-mapping.h>
28#include <linux/dmaengine.h>
29#include <linux/pm_runtime.h>
30#include <linux/of.h>
31#include <linux/of_device.h>
32#include <linux/of_address.h>
33#include <linux/of_irq.h>
34#include <linux/delay.h>
35#include <linux/crypto.h>
36#include <crypto/scatterwalk.h>
37#include <crypto/algapi.h>
38#include <crypto/sha1.h>
39#include <crypto/sha2.h>
40#include <crypto/hash.h>
41#include <crypto/hmac.h>
42#include <crypto/internal/hash.h>
43#include <crypto/engine.h>
44
45#define MD5_DIGEST_SIZE 16
46
47#define SHA_REG_IDIGEST(dd, x) ((dd)->pdata->idigest_ofs + ((x)*0x04))
48#define SHA_REG_DIN(dd, x) ((dd)->pdata->din_ofs + ((x) * 0x04))
49#define SHA_REG_DIGCNT(dd) ((dd)->pdata->digcnt_ofs)
50
51#define SHA_REG_ODIGEST(dd, x) ((dd)->pdata->odigest_ofs + (x * 0x04))
52
53#define SHA_REG_CTRL 0x18
54#define SHA_REG_CTRL_LENGTH (0xFFFFFFFF << 5)
55#define SHA_REG_CTRL_CLOSE_HASH (1 << 4)
56#define SHA_REG_CTRL_ALGO_CONST (1 << 3)
57#define SHA_REG_CTRL_ALGO (1 << 2)
58#define SHA_REG_CTRL_INPUT_READY (1 << 1)
59#define SHA_REG_CTRL_OUTPUT_READY (1 << 0)
60
61#define SHA_REG_REV(dd) ((dd)->pdata->rev_ofs)
62
63#define SHA_REG_MASK(dd) ((dd)->pdata->mask_ofs)
64#define SHA_REG_MASK_DMA_EN (1 << 3)
65#define SHA_REG_MASK_IT_EN (1 << 2)
66#define SHA_REG_MASK_SOFTRESET (1 << 1)
67#define SHA_REG_AUTOIDLE (1 << 0)
68
69#define SHA_REG_SYSSTATUS(dd) ((dd)->pdata->sysstatus_ofs)
70#define SHA_REG_SYSSTATUS_RESETDONE (1 << 0)
71
72#define SHA_REG_MODE(dd) ((dd)->pdata->mode_ofs)
73#define SHA_REG_MODE_HMAC_OUTER_HASH (1 << 7)
74#define SHA_REG_MODE_HMAC_KEY_PROC (1 << 5)
75#define SHA_REG_MODE_CLOSE_HASH (1 << 4)
76#define SHA_REG_MODE_ALGO_CONSTANT (1 << 3)
77
78#define SHA_REG_MODE_ALGO_MASK (7 << 0)
79#define SHA_REG_MODE_ALGO_MD5_128 (0 << 1)
80#define SHA_REG_MODE_ALGO_SHA1_160 (1 << 1)
81#define SHA_REG_MODE_ALGO_SHA2_224 (2 << 1)
82#define SHA_REG_MODE_ALGO_SHA2_256 (3 << 1)
83#define SHA_REG_MODE_ALGO_SHA2_384 (1 << 0)
84#define SHA_REG_MODE_ALGO_SHA2_512 (3 << 0)
85
86#define SHA_REG_LENGTH(dd) ((dd)->pdata->length_ofs)
87
88#define SHA_REG_IRQSTATUS 0x118
89#define SHA_REG_IRQSTATUS_CTX_RDY (1 << 3)
90#define SHA_REG_IRQSTATUS_PARTHASH_RDY (1 << 2)
91#define SHA_REG_IRQSTATUS_INPUT_RDY (1 << 1)
92#define SHA_REG_IRQSTATUS_OUTPUT_RDY (1 << 0)
93
94#define SHA_REG_IRQENA 0x11C
95#define SHA_REG_IRQENA_CTX_RDY (1 << 3)
96#define SHA_REG_IRQENA_PARTHASH_RDY (1 << 2)
97#define SHA_REG_IRQENA_INPUT_RDY (1 << 1)
98#define SHA_REG_IRQENA_OUTPUT_RDY (1 << 0)
99
100#define DEFAULT_TIMEOUT_INTERVAL HZ
101
102#define DEFAULT_AUTOSUSPEND_DELAY 1000
103
104/* mostly device flags */
105#define FLAGS_FINAL 1
106#define FLAGS_DMA_ACTIVE 2
107#define FLAGS_OUTPUT_READY 3
108#define FLAGS_CPU 5
109#define FLAGS_DMA_READY 6
110#define FLAGS_AUTO_XOR 7
111#define FLAGS_BE32_SHA1 8
112#define FLAGS_SGS_COPIED 9
113#define FLAGS_SGS_ALLOCED 10
114#define FLAGS_HUGE 11
115
116/* context flags */
117#define FLAGS_FINUP 16
118
119#define FLAGS_MODE_SHIFT 18
120#define FLAGS_MODE_MASK (SHA_REG_MODE_ALGO_MASK << FLAGS_MODE_SHIFT)
121#define FLAGS_MODE_MD5 (SHA_REG_MODE_ALGO_MD5_128 << FLAGS_MODE_SHIFT)
122#define FLAGS_MODE_SHA1 (SHA_REG_MODE_ALGO_SHA1_160 << FLAGS_MODE_SHIFT)
123#define FLAGS_MODE_SHA224 (SHA_REG_MODE_ALGO_SHA2_224 << FLAGS_MODE_SHIFT)
124#define FLAGS_MODE_SHA256 (SHA_REG_MODE_ALGO_SHA2_256 << FLAGS_MODE_SHIFT)
125#define FLAGS_MODE_SHA384 (SHA_REG_MODE_ALGO_SHA2_384 << FLAGS_MODE_SHIFT)
126#define FLAGS_MODE_SHA512 (SHA_REG_MODE_ALGO_SHA2_512 << FLAGS_MODE_SHIFT)
127
128#define FLAGS_HMAC 21
129#define FLAGS_ERROR 22
130
131#define OP_UPDATE 1
132#define OP_FINAL 2
133
134#define OMAP_ALIGN_MASK (sizeof(u32)-1)
135#define OMAP_ALIGNED __attribute__((aligned(sizeof(u32))))
136
137#define BUFLEN SHA512_BLOCK_SIZE
138#define OMAP_SHA_DMA_THRESHOLD 256
139
140#define OMAP_SHA_MAX_DMA_LEN (1024 * 2048)
141
142struct omap_sham_dev;
143
144struct omap_sham_reqctx {
145 struct omap_sham_dev *dd;
146 unsigned long flags;
147 u8 op;
148
149 u8 digest[SHA512_DIGEST_SIZE] OMAP_ALIGNED;
150 size_t digcnt;
151 size_t bufcnt;
152 size_t buflen;
153
154 /* walk state */
155 struct scatterlist *sg;
156 struct scatterlist sgl[2];
157 int offset; /* offset in current sg */
158 int sg_len;
159 unsigned int total; /* total request */
160
161 u8 buffer[] OMAP_ALIGNED;
162};
163
164struct omap_sham_hmac_ctx {
165 struct crypto_shash *shash;
166 u8 ipad[SHA512_BLOCK_SIZE] OMAP_ALIGNED;
167 u8 opad[SHA512_BLOCK_SIZE] OMAP_ALIGNED;
168};
169
170struct omap_sham_ctx {
171 struct crypto_engine_ctx enginectx;
172 unsigned long flags;
173
174 /* fallback stuff */
175 struct crypto_shash *fallback;
176
177 struct omap_sham_hmac_ctx base[];
178};
179
180#define OMAP_SHAM_QUEUE_LENGTH 10
181
182struct omap_sham_algs_info {
183 struct ahash_alg *algs_list;
184 unsigned int size;
185 unsigned int registered;
186};
187
188struct omap_sham_pdata {
189 struct omap_sham_algs_info *algs_info;
190 unsigned int algs_info_size;
191 unsigned long flags;
192 int digest_size;
193
194 void (*copy_hash)(struct ahash_request *req, int out);
195 void (*write_ctrl)(struct omap_sham_dev *dd, size_t length,
196 int final, int dma);
197 void (*trigger)(struct omap_sham_dev *dd, size_t length);
198 int (*poll_irq)(struct omap_sham_dev *dd);
199 irqreturn_t (*intr_hdlr)(int irq, void *dev_id);
200
201 u32 odigest_ofs;
202 u32 idigest_ofs;
203 u32 din_ofs;
204 u32 digcnt_ofs;
205 u32 rev_ofs;
206 u32 mask_ofs;
207 u32 sysstatus_ofs;
208 u32 mode_ofs;
209 u32 length_ofs;
210
211 u32 major_mask;
212 u32 major_shift;
213 u32 minor_mask;
214 u32 minor_shift;
215};
216
217struct omap_sham_dev {
218 struct list_head list;
219 unsigned long phys_base;
220 struct device *dev;
221 void __iomem *io_base;
222 int irq;
223 int err;
224 struct dma_chan *dma_lch;
225 struct tasklet_struct done_task;
226 u8 polling_mode;
227 u8 xmit_buf[BUFLEN] OMAP_ALIGNED;
228
229 unsigned long flags;
230 int fallback_sz;
231 struct crypto_queue queue;
232 struct ahash_request *req;
233 struct crypto_engine *engine;
234
235 const struct omap_sham_pdata *pdata;
236};
237
238struct omap_sham_drv {
239 struct list_head dev_list;
240 spinlock_t lock;
241 unsigned long flags;
242};
243
244static struct omap_sham_drv sham = {
245 .dev_list = LIST_HEAD_INIT(sham.dev_list),
246 .lock = __SPIN_LOCK_UNLOCKED(sham.lock),
247};
248
249static int omap_sham_enqueue(struct ahash_request *req, unsigned int op);
250static void omap_sham_finish_req(struct ahash_request *req, int err);
251
252static inline u32 omap_sham_read(struct omap_sham_dev *dd, u32 offset)
253{
254 return __raw_readl(dd->io_base + offset);
255}
256
257static inline void omap_sham_write(struct omap_sham_dev *dd,
258 u32 offset, u32 value)
259{
260 __raw_writel(value, dd->io_base + offset);
261}
262
263static inline void omap_sham_write_mask(struct omap_sham_dev *dd, u32 address,
264 u32 value, u32 mask)
265{
266 u32 val;
267
268 val = omap_sham_read(dd, address);
269 val &= ~mask;
270 val |= value;
271 omap_sham_write(dd, address, val);
272}
273
274static inline int omap_sham_wait(struct omap_sham_dev *dd, u32 offset, u32 bit)
275{
276 unsigned long timeout = jiffies + DEFAULT_TIMEOUT_INTERVAL;
277
278 while (!(omap_sham_read(dd, offset) & bit)) {
279 if (time_is_before_jiffies(timeout))
280 return -ETIMEDOUT;
281 }
282
283 return 0;
284}
285
286static void omap_sham_copy_hash_omap2(struct ahash_request *req, int out)
287{
288 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
289 struct omap_sham_dev *dd = ctx->dd;
290 u32 *hash = (u32 *)ctx->digest;
291 int i;
292
293 for (i = 0; i < dd->pdata->digest_size / sizeof(u32); i++) {
294 if (out)
295 hash[i] = omap_sham_read(dd, SHA_REG_IDIGEST(dd, i));
296 else
297 omap_sham_write(dd, SHA_REG_IDIGEST(dd, i), hash[i]);
298 }
299}
300
301static void omap_sham_copy_hash_omap4(struct ahash_request *req, int out)
302{
303 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
304 struct omap_sham_dev *dd = ctx->dd;
305 int i;
306
307 if (ctx->flags & BIT(FLAGS_HMAC)) {
308 struct crypto_ahash *tfm = crypto_ahash_reqtfm(dd->req);
309 struct omap_sham_ctx *tctx = crypto_ahash_ctx(tfm);
310 struct omap_sham_hmac_ctx *bctx = tctx->base;
311 u32 *opad = (u32 *)bctx->opad;
312
313 for (i = 0; i < dd->pdata->digest_size / sizeof(u32); i++) {
314 if (out)
315 opad[i] = omap_sham_read(dd,
316 SHA_REG_ODIGEST(dd, i));
317 else
318 omap_sham_write(dd, SHA_REG_ODIGEST(dd, i),
319 opad[i]);
320 }
321 }
322
323 omap_sham_copy_hash_omap2(req, out);
324}
325
326static void omap_sham_copy_ready_hash(struct ahash_request *req)
327{
328 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
329 u32 *in = (u32 *)ctx->digest;
330 u32 *hash = (u32 *)req->result;
331 int i, d, big_endian = 0;
332
333 if (!hash)
334 return;
335
336 switch (ctx->flags & FLAGS_MODE_MASK) {
337 case FLAGS_MODE_MD5:
338 d = MD5_DIGEST_SIZE / sizeof(u32);
339 break;
340 case FLAGS_MODE_SHA1:
341 /* OMAP2 SHA1 is big endian */
342 if (test_bit(FLAGS_BE32_SHA1, &ctx->dd->flags))
343 big_endian = 1;
344 d = SHA1_DIGEST_SIZE / sizeof(u32);
345 break;
346 case FLAGS_MODE_SHA224:
347 d = SHA224_DIGEST_SIZE / sizeof(u32);
348 break;
349 case FLAGS_MODE_SHA256:
350 d = SHA256_DIGEST_SIZE / sizeof(u32);
351 break;
352 case FLAGS_MODE_SHA384:
353 d = SHA384_DIGEST_SIZE / sizeof(u32);
354 break;
355 case FLAGS_MODE_SHA512:
356 d = SHA512_DIGEST_SIZE / sizeof(u32);
357 break;
358 default:
359 d = 0;
360 }
361
362 if (big_endian)
363 for (i = 0; i < d; i++)
364 hash[i] = be32_to_cpup((__be32 *)in + i);
365 else
366 for (i = 0; i < d; i++)
367 hash[i] = le32_to_cpup((__le32 *)in + i);
368}
369
370static void omap_sham_write_ctrl_omap2(struct omap_sham_dev *dd, size_t length,
371 int final, int dma)
372{
373 struct omap_sham_reqctx *ctx = ahash_request_ctx(dd->req);
374 u32 val = length << 5, mask;
375
376 if (likely(ctx->digcnt))
377 omap_sham_write(dd, SHA_REG_DIGCNT(dd), ctx->digcnt);
378
379 omap_sham_write_mask(dd, SHA_REG_MASK(dd),
380 SHA_REG_MASK_IT_EN | (dma ? SHA_REG_MASK_DMA_EN : 0),
381 SHA_REG_MASK_IT_EN | SHA_REG_MASK_DMA_EN);
382 /*
383 * Setting ALGO_CONST only for the first iteration
384 * and CLOSE_HASH only for the last one.
385 */
386 if ((ctx->flags & FLAGS_MODE_MASK) == FLAGS_MODE_SHA1)
387 val |= SHA_REG_CTRL_ALGO;
388 if (!ctx->digcnt)
389 val |= SHA_REG_CTRL_ALGO_CONST;
390 if (final)
391 val |= SHA_REG_CTRL_CLOSE_HASH;
392
393 mask = SHA_REG_CTRL_ALGO_CONST | SHA_REG_CTRL_CLOSE_HASH |
394 SHA_REG_CTRL_ALGO | SHA_REG_CTRL_LENGTH;
395
396 omap_sham_write_mask(dd, SHA_REG_CTRL, val, mask);
397}
398
399static void omap_sham_trigger_omap2(struct omap_sham_dev *dd, size_t length)
400{
401}
402
403static int omap_sham_poll_irq_omap2(struct omap_sham_dev *dd)
404{
405 return omap_sham_wait(dd, SHA_REG_CTRL, SHA_REG_CTRL_INPUT_READY);
406}
407
408static int get_block_size(struct omap_sham_reqctx *ctx)
409{
410 int d;
411
412 switch (ctx->flags & FLAGS_MODE_MASK) {
413 case FLAGS_MODE_MD5:
414 case FLAGS_MODE_SHA1:
415 d = SHA1_BLOCK_SIZE;
416 break;
417 case FLAGS_MODE_SHA224:
418 case FLAGS_MODE_SHA256:
419 d = SHA256_BLOCK_SIZE;
420 break;
421 case FLAGS_MODE_SHA384:
422 case FLAGS_MODE_SHA512:
423 d = SHA512_BLOCK_SIZE;
424 break;
425 default:
426 d = 0;
427 }
428
429 return d;
430}
431
432static void omap_sham_write_n(struct omap_sham_dev *dd, u32 offset,
433 u32 *value, int count)
434{
435 for (; count--; value++, offset += 4)
436 omap_sham_write(dd, offset, *value);
437}
438
439static void omap_sham_write_ctrl_omap4(struct omap_sham_dev *dd, size_t length,
440 int final, int dma)
441{
442 struct omap_sham_reqctx *ctx = ahash_request_ctx(dd->req);
443 u32 val, mask;
444
445 if (likely(ctx->digcnt))
446 omap_sham_write(dd, SHA_REG_DIGCNT(dd), ctx->digcnt);
447
448 /*
449 * Setting ALGO_CONST only for the first iteration and
450 * CLOSE_HASH only for the last one. Note that flags mode bits
451 * correspond to algorithm encoding in mode register.
452 */
453 val = (ctx->flags & FLAGS_MODE_MASK) >> (FLAGS_MODE_SHIFT);
454 if (!ctx->digcnt) {
455 struct crypto_ahash *tfm = crypto_ahash_reqtfm(dd->req);
456 struct omap_sham_ctx *tctx = crypto_ahash_ctx(tfm);
457 struct omap_sham_hmac_ctx *bctx = tctx->base;
458 int bs, nr_dr;
459
460 val |= SHA_REG_MODE_ALGO_CONSTANT;
461
462 if (ctx->flags & BIT(FLAGS_HMAC)) {
463 bs = get_block_size(ctx);
464 nr_dr = bs / (2 * sizeof(u32));
465 val |= SHA_REG_MODE_HMAC_KEY_PROC;
466 omap_sham_write_n(dd, SHA_REG_ODIGEST(dd, 0),
467 (u32 *)bctx->ipad, nr_dr);
468 omap_sham_write_n(dd, SHA_REG_IDIGEST(dd, 0),
469 (u32 *)bctx->ipad + nr_dr, nr_dr);
470 ctx->digcnt += bs;
471 }
472 }
473
474 if (final) {
475 val |= SHA_REG_MODE_CLOSE_HASH;
476
477 if (ctx->flags & BIT(FLAGS_HMAC))
478 val |= SHA_REG_MODE_HMAC_OUTER_HASH;
479 }
480
481 mask = SHA_REG_MODE_ALGO_CONSTANT | SHA_REG_MODE_CLOSE_HASH |
482 SHA_REG_MODE_ALGO_MASK | SHA_REG_MODE_HMAC_OUTER_HASH |
483 SHA_REG_MODE_HMAC_KEY_PROC;
484
485 dev_dbg(dd->dev, "ctrl: %08x, flags: %08lx\n", val, ctx->flags);
486 omap_sham_write_mask(dd, SHA_REG_MODE(dd), val, mask);
487 omap_sham_write(dd, SHA_REG_IRQENA, SHA_REG_IRQENA_OUTPUT_RDY);
488 omap_sham_write_mask(dd, SHA_REG_MASK(dd),
489 SHA_REG_MASK_IT_EN |
490 (dma ? SHA_REG_MASK_DMA_EN : 0),
491 SHA_REG_MASK_IT_EN | SHA_REG_MASK_DMA_EN);
492}
493
494static void omap_sham_trigger_omap4(struct omap_sham_dev *dd, size_t length)
495{
496 omap_sham_write(dd, SHA_REG_LENGTH(dd), length);
497}
498
499static int omap_sham_poll_irq_omap4(struct omap_sham_dev *dd)
500{
501 return omap_sham_wait(dd, SHA_REG_IRQSTATUS,
502 SHA_REG_IRQSTATUS_INPUT_RDY);
503}
504
505static int omap_sham_xmit_cpu(struct omap_sham_dev *dd, size_t length,
506 int final)
507{
508 struct omap_sham_reqctx *ctx = ahash_request_ctx(dd->req);
509 int count, len32, bs32, offset = 0;
510 const u32 *buffer;
511 int mlen;
512 struct sg_mapping_iter mi;
513
514 dev_dbg(dd->dev, "xmit_cpu: digcnt: %zd, length: %zd, final: %d\n",
515 ctx->digcnt, length, final);
516
517 dd->pdata->write_ctrl(dd, length, final, 0);
518 dd->pdata->trigger(dd, length);
519
520 /* should be non-zero before next lines to disable clocks later */
521 ctx->digcnt += length;
522 ctx->total -= length;
523
524 if (final)
525 set_bit(FLAGS_FINAL, &dd->flags); /* catch last interrupt */
526
527 set_bit(FLAGS_CPU, &dd->flags);
528
529 len32 = DIV_ROUND_UP(length, sizeof(u32));
530 bs32 = get_block_size(ctx) / sizeof(u32);
531
532 sg_miter_start(&mi, ctx->sg, ctx->sg_len,
533 SG_MITER_FROM_SG | SG_MITER_ATOMIC);
534
535 mlen = 0;
536
537 while (len32) {
538 if (dd->pdata->poll_irq(dd))
539 return -ETIMEDOUT;
540
541 for (count = 0; count < min(len32, bs32); count++, offset++) {
542 if (!mlen) {
543 sg_miter_next(&mi);
544 mlen = mi.length;
545 if (!mlen) {
546 pr_err("sg miter failure.\n");
547 return -EINVAL;
548 }
549 offset = 0;
550 buffer = mi.addr;
551 }
552 omap_sham_write(dd, SHA_REG_DIN(dd, count),
553 buffer[offset]);
554 mlen -= 4;
555 }
556 len32 -= min(len32, bs32);
557 }
558
559 sg_miter_stop(&mi);
560
561 return -EINPROGRESS;
562}
563
564static void omap_sham_dma_callback(void *param)
565{
566 struct omap_sham_dev *dd = param;
567
568 set_bit(FLAGS_DMA_READY, &dd->flags);
569 tasklet_schedule(&dd->done_task);
570}
571
572static int omap_sham_xmit_dma(struct omap_sham_dev *dd, size_t length,
573 int final)
574{
575 struct omap_sham_reqctx *ctx = ahash_request_ctx(dd->req);
576 struct dma_async_tx_descriptor *tx;
577 struct dma_slave_config cfg;
578 int ret;
579
580 dev_dbg(dd->dev, "xmit_dma: digcnt: %zd, length: %zd, final: %d\n",
581 ctx->digcnt, length, final);
582
583 if (!dma_map_sg(dd->dev, ctx->sg, ctx->sg_len, DMA_TO_DEVICE)) {
584 dev_err(dd->dev, "dma_map_sg error\n");
585 return -EINVAL;
586 }
587
588 memset(&cfg, 0, sizeof(cfg));
589
590 cfg.dst_addr = dd->phys_base + SHA_REG_DIN(dd, 0);
591 cfg.dst_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES;
592 cfg.dst_maxburst = get_block_size(ctx) / DMA_SLAVE_BUSWIDTH_4_BYTES;
593
594 ret = dmaengine_slave_config(dd->dma_lch, &cfg);
595 if (ret) {
596 pr_err("omap-sham: can't configure dmaengine slave: %d\n", ret);
597 return ret;
598 }
599
600 tx = dmaengine_prep_slave_sg(dd->dma_lch, ctx->sg, ctx->sg_len,
601 DMA_MEM_TO_DEV,
602 DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
603
604 if (!tx) {
605 dev_err(dd->dev, "prep_slave_sg failed\n");
606 return -EINVAL;
607 }
608
609 tx->callback = omap_sham_dma_callback;
610 tx->callback_param = dd;
611
612 dd->pdata->write_ctrl(dd, length, final, 1);
613
614 ctx->digcnt += length;
615 ctx->total -= length;
616
617 if (final)
618 set_bit(FLAGS_FINAL, &dd->flags); /* catch last interrupt */
619
620 set_bit(FLAGS_DMA_ACTIVE, &dd->flags);
621
622 dmaengine_submit(tx);
623 dma_async_issue_pending(dd->dma_lch);
624
625 dd->pdata->trigger(dd, length);
626
627 return -EINPROGRESS;
628}
629
630static int omap_sham_copy_sg_lists(struct omap_sham_reqctx *ctx,
631 struct scatterlist *sg, int bs, int new_len)
632{
633 int n = sg_nents(sg);
634 struct scatterlist *tmp;
635 int offset = ctx->offset;
636
637 ctx->total = new_len;
638
639 if (ctx->bufcnt)
640 n++;
641
642 ctx->sg = kmalloc_array(n, sizeof(*sg), GFP_KERNEL);
643 if (!ctx->sg)
644 return -ENOMEM;
645
646 sg_init_table(ctx->sg, n);
647
648 tmp = ctx->sg;
649
650 ctx->sg_len = 0;
651
652 if (ctx->bufcnt) {
653 sg_set_buf(tmp, ctx->dd->xmit_buf, ctx->bufcnt);
654 tmp = sg_next(tmp);
655 ctx->sg_len++;
656 new_len -= ctx->bufcnt;
657 }
658
659 while (sg && new_len) {
660 int len = sg->length - offset;
661
662 if (len <= 0) {
663 offset -= sg->length;
664 sg = sg_next(sg);
665 continue;
666 }
667
668 if (new_len < len)
669 len = new_len;
670
671 if (len > 0) {
672 new_len -= len;
673 sg_set_page(tmp, sg_page(sg), len, sg->offset + offset);
674 offset = 0;
675 ctx->offset = 0;
676 ctx->sg_len++;
677 if (new_len <= 0)
678 break;
679 tmp = sg_next(tmp);
680 }
681
682 sg = sg_next(sg);
683 }
684
685 if (tmp)
686 sg_mark_end(tmp);
687
688 set_bit(FLAGS_SGS_ALLOCED, &ctx->dd->flags);
689
690 ctx->offset += new_len - ctx->bufcnt;
691 ctx->bufcnt = 0;
692
693 return 0;
694}
695
696static int omap_sham_copy_sgs(struct omap_sham_reqctx *ctx,
697 struct scatterlist *sg, int bs,
698 unsigned int new_len)
699{
700 int pages;
701 void *buf;
702
703 pages = get_order(new_len);
704
705 buf = (void *)__get_free_pages(GFP_ATOMIC, pages);
706 if (!buf) {
707 pr_err("Couldn't allocate pages for unaligned cases.\n");
708 return -ENOMEM;
709 }
710
711 if (ctx->bufcnt)
712 memcpy(buf, ctx->dd->xmit_buf, ctx->bufcnt);
713
714 scatterwalk_map_and_copy(buf + ctx->bufcnt, sg, ctx->offset,
715 min(new_len, ctx->total) - ctx->bufcnt, 0);
716 sg_init_table(ctx->sgl, 1);
717 sg_set_buf(ctx->sgl, buf, new_len);
718 ctx->sg = ctx->sgl;
719 set_bit(FLAGS_SGS_COPIED, &ctx->dd->flags);
720 ctx->sg_len = 1;
721 ctx->offset += new_len - ctx->bufcnt;
722 ctx->bufcnt = 0;
723 ctx->total = new_len;
724
725 return 0;
726}
727
728static int omap_sham_align_sgs(struct scatterlist *sg,
729 int nbytes, int bs, bool final,
730 struct omap_sham_reqctx *rctx)
731{
732 int n = 0;
733 bool aligned = true;
734 bool list_ok = true;
735 struct scatterlist *sg_tmp = sg;
736 int new_len;
737 int offset = rctx->offset;
738 int bufcnt = rctx->bufcnt;
739
740 if (!sg || !sg->length || !nbytes) {
741 if (bufcnt) {
742 bufcnt = DIV_ROUND_UP(bufcnt, bs) * bs;
743 sg_init_table(rctx->sgl, 1);
744 sg_set_buf(rctx->sgl, rctx->dd->xmit_buf, bufcnt);
745 rctx->sg = rctx->sgl;
746 rctx->sg_len = 1;
747 }
748
749 return 0;
750 }
751
752 new_len = nbytes;
753
754 if (offset)
755 list_ok = false;
756
757 if (final)
758 new_len = DIV_ROUND_UP(new_len, bs) * bs;
759 else
760 new_len = (new_len - 1) / bs * bs;
761
762 if (!new_len)
763 return 0;
764
765 if (nbytes != new_len)
766 list_ok = false;
767
768 while (nbytes > 0 && sg_tmp) {
769 n++;
770
771 if (bufcnt) {
772 if (!IS_ALIGNED(bufcnt, bs)) {
773 aligned = false;
774 break;
775 }
776 nbytes -= bufcnt;
777 bufcnt = 0;
778 if (!nbytes)
779 list_ok = false;
780
781 continue;
782 }
783
784#ifdef CONFIG_ZONE_DMA
785 if (page_zonenum(sg_page(sg_tmp)) != ZONE_DMA) {
786 aligned = false;
787 break;
788 }
789#endif
790
791 if (offset < sg_tmp->length) {
792 if (!IS_ALIGNED(offset + sg_tmp->offset, 4)) {
793 aligned = false;
794 break;
795 }
796
797 if (!IS_ALIGNED(sg_tmp->length - offset, bs)) {
798 aligned = false;
799 break;
800 }
801 }
802
803 if (offset) {
804 offset -= sg_tmp->length;
805 if (offset < 0) {
806 nbytes += offset;
807 offset = 0;
808 }
809 } else {
810 nbytes -= sg_tmp->length;
811 }
812
813 sg_tmp = sg_next(sg_tmp);
814
815 if (nbytes < 0) {
816 list_ok = false;
817 break;
818 }
819 }
820
821 if (new_len > OMAP_SHA_MAX_DMA_LEN) {
822 new_len = OMAP_SHA_MAX_DMA_LEN;
823 aligned = false;
824 }
825
826 if (!aligned)
827 return omap_sham_copy_sgs(rctx, sg, bs, new_len);
828 else if (!list_ok)
829 return omap_sham_copy_sg_lists(rctx, sg, bs, new_len);
830
831 rctx->total = new_len;
832 rctx->offset += new_len;
833 rctx->sg_len = n;
834 if (rctx->bufcnt) {
835 sg_init_table(rctx->sgl, 2);
836 sg_set_buf(rctx->sgl, rctx->dd->xmit_buf, rctx->bufcnt);
837 sg_chain(rctx->sgl, 2, sg);
838 rctx->sg = rctx->sgl;
839 } else {
840 rctx->sg = sg;
841 }
842
843 return 0;
844}
845
846static int omap_sham_prepare_request(struct crypto_engine *engine, void *areq)
847{
848 struct ahash_request *req = container_of(areq, struct ahash_request,
849 base);
850 struct omap_sham_reqctx *rctx = ahash_request_ctx(req);
851 int bs;
852 int ret;
853 unsigned int nbytes;
854 bool final = rctx->flags & BIT(FLAGS_FINUP);
855 bool update = rctx->op == OP_UPDATE;
856 int hash_later;
857
858 bs = get_block_size(rctx);
859
860 nbytes = rctx->bufcnt;
861
862 if (update)
863 nbytes += req->nbytes - rctx->offset;
864
865 dev_dbg(rctx->dd->dev,
866 "%s: nbytes=%d, bs=%d, total=%d, offset=%d, bufcnt=%zd\n",
867 __func__, nbytes, bs, rctx->total, rctx->offset,
868 rctx->bufcnt);
869
870 if (!nbytes)
871 return 0;
872
873 rctx->total = nbytes;
874
875 if (update && req->nbytes && (!IS_ALIGNED(rctx->bufcnt, bs))) {
876 int len = bs - rctx->bufcnt % bs;
877
878 if (len > req->nbytes)
879 len = req->nbytes;
880 scatterwalk_map_and_copy(rctx->buffer + rctx->bufcnt, req->src,
881 0, len, 0);
882 rctx->bufcnt += len;
883 rctx->offset = len;
884 }
885
886 if (rctx->bufcnt)
887 memcpy(rctx->dd->xmit_buf, rctx->buffer, rctx->bufcnt);
888
889 ret = omap_sham_align_sgs(req->src, nbytes, bs, final, rctx);
890 if (ret)
891 return ret;
892
893 hash_later = nbytes - rctx->total;
894 if (hash_later < 0)
895 hash_later = 0;
896
897 if (hash_later && hash_later <= rctx->buflen) {
898 scatterwalk_map_and_copy(rctx->buffer,
899 req->src,
900 req->nbytes - hash_later,
901 hash_later, 0);
902
903 rctx->bufcnt = hash_later;
904 } else {
905 rctx->bufcnt = 0;
906 }
907
908 if (hash_later > rctx->buflen)
909 set_bit(FLAGS_HUGE, &rctx->dd->flags);
910
911 rctx->total = min(nbytes, rctx->total);
912
913 return 0;
914}
915
916static int omap_sham_update_dma_stop(struct omap_sham_dev *dd)
917{
918 struct omap_sham_reqctx *ctx = ahash_request_ctx(dd->req);
919
920 dma_unmap_sg(dd->dev, ctx->sg, ctx->sg_len, DMA_TO_DEVICE);
921
922 clear_bit(FLAGS_DMA_ACTIVE, &dd->flags);
923
924 return 0;
925}
926
927static struct omap_sham_dev *omap_sham_find_dev(struct omap_sham_reqctx *ctx)
928{
929 struct omap_sham_dev *dd;
930
931 if (ctx->dd)
932 return ctx->dd;
933
934 spin_lock_bh(&sham.lock);
935 dd = list_first_entry(&sham.dev_list, struct omap_sham_dev, list);
936 list_move_tail(&dd->list, &sham.dev_list);
937 ctx->dd = dd;
938 spin_unlock_bh(&sham.lock);
939
940 return dd;
941}
942
943static int omap_sham_init(struct ahash_request *req)
944{
945 struct crypto_ahash *tfm = crypto_ahash_reqtfm(req);
946 struct omap_sham_ctx *tctx = crypto_ahash_ctx(tfm);
947 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
948 struct omap_sham_dev *dd;
949 int bs = 0;
950
951 ctx->dd = NULL;
952
953 dd = omap_sham_find_dev(ctx);
954 if (!dd)
955 return -ENODEV;
956
957 ctx->flags = 0;
958
959 dev_dbg(dd->dev, "init: digest size: %d\n",
960 crypto_ahash_digestsize(tfm));
961
962 switch (crypto_ahash_digestsize(tfm)) {
963 case MD5_DIGEST_SIZE:
964 ctx->flags |= FLAGS_MODE_MD5;
965 bs = SHA1_BLOCK_SIZE;
966 break;
967 case SHA1_DIGEST_SIZE:
968 ctx->flags |= FLAGS_MODE_SHA1;
969 bs = SHA1_BLOCK_SIZE;
970 break;
971 case SHA224_DIGEST_SIZE:
972 ctx->flags |= FLAGS_MODE_SHA224;
973 bs = SHA224_BLOCK_SIZE;
974 break;
975 case SHA256_DIGEST_SIZE:
976 ctx->flags |= FLAGS_MODE_SHA256;
977 bs = SHA256_BLOCK_SIZE;
978 break;
979 case SHA384_DIGEST_SIZE:
980 ctx->flags |= FLAGS_MODE_SHA384;
981 bs = SHA384_BLOCK_SIZE;
982 break;
983 case SHA512_DIGEST_SIZE:
984 ctx->flags |= FLAGS_MODE_SHA512;
985 bs = SHA512_BLOCK_SIZE;
986 break;
987 }
988
989 ctx->bufcnt = 0;
990 ctx->digcnt = 0;
991 ctx->total = 0;
992 ctx->offset = 0;
993 ctx->buflen = BUFLEN;
994
995 if (tctx->flags & BIT(FLAGS_HMAC)) {
996 if (!test_bit(FLAGS_AUTO_XOR, &dd->flags)) {
997 struct omap_sham_hmac_ctx *bctx = tctx->base;
998
999 memcpy(ctx->buffer, bctx->ipad, bs);
1000 ctx->bufcnt = bs;
1001 }
1002
1003 ctx->flags |= BIT(FLAGS_HMAC);
1004 }
1005
1006 return 0;
1007
1008}
1009
1010static int omap_sham_update_req(struct omap_sham_dev *dd)
1011{
1012 struct ahash_request *req = dd->req;
1013 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1014 int err;
1015 bool final = (ctx->flags & BIT(FLAGS_FINUP)) &&
1016 !(dd->flags & BIT(FLAGS_HUGE));
1017
1018 dev_dbg(dd->dev, "update_req: total: %u, digcnt: %zd, final: %d",
1019 ctx->total, ctx->digcnt, final);
1020
1021 if (ctx->total < get_block_size(ctx) ||
1022 ctx->total < dd->fallback_sz)
1023 ctx->flags |= BIT(FLAGS_CPU);
1024
1025 if (ctx->flags & BIT(FLAGS_CPU))
1026 err = omap_sham_xmit_cpu(dd, ctx->total, final);
1027 else
1028 err = omap_sham_xmit_dma(dd, ctx->total, final);
1029
1030 /* wait for dma completion before can take more data */
1031 dev_dbg(dd->dev, "update: err: %d, digcnt: %zd\n", err, ctx->digcnt);
1032
1033 return err;
1034}
1035
1036static int omap_sham_final_req(struct omap_sham_dev *dd)
1037{
1038 struct ahash_request *req = dd->req;
1039 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1040 int err = 0, use_dma = 1;
1041
1042 if (dd->flags & BIT(FLAGS_HUGE))
1043 return 0;
1044
1045 if ((ctx->total <= get_block_size(ctx)) || dd->polling_mode)
1046 /*
1047 * faster to handle last block with cpu or
1048 * use cpu when dma is not present.
1049 */
1050 use_dma = 0;
1051
1052 if (use_dma)
1053 err = omap_sham_xmit_dma(dd, ctx->total, 1);
1054 else
1055 err = omap_sham_xmit_cpu(dd, ctx->total, 1);
1056
1057 ctx->bufcnt = 0;
1058
1059 dev_dbg(dd->dev, "final_req: err: %d\n", err);
1060
1061 return err;
1062}
1063
1064static int omap_sham_hash_one_req(struct crypto_engine *engine, void *areq)
1065{
1066 struct ahash_request *req = container_of(areq, struct ahash_request,
1067 base);
1068 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1069 struct omap_sham_dev *dd = ctx->dd;
1070 int err;
1071 bool final = (ctx->flags & BIT(FLAGS_FINUP)) &&
1072 !(dd->flags & BIT(FLAGS_HUGE));
1073
1074 dev_dbg(dd->dev, "hash-one: op: %u, total: %u, digcnt: %zd, final: %d",
1075 ctx->op, ctx->total, ctx->digcnt, final);
1076
1077 err = pm_runtime_resume_and_get(dd->dev);
1078 if (err < 0) {
1079 dev_err(dd->dev, "failed to get sync: %d\n", err);
1080 return err;
1081 }
1082
1083 dd->err = 0;
1084 dd->req = req;
1085
1086 if (ctx->digcnt)
1087 dd->pdata->copy_hash(req, 0);
1088
1089 if (ctx->op == OP_UPDATE)
1090 err = omap_sham_update_req(dd);
1091 else if (ctx->op == OP_FINAL)
1092 err = omap_sham_final_req(dd);
1093
1094 if (err != -EINPROGRESS)
1095 omap_sham_finish_req(req, err);
1096
1097 return 0;
1098}
1099
1100static int omap_sham_finish_hmac(struct ahash_request *req)
1101{
1102 struct omap_sham_ctx *tctx = crypto_tfm_ctx(req->base.tfm);
1103 struct omap_sham_hmac_ctx *bctx = tctx->base;
1104 int bs = crypto_shash_blocksize(bctx->shash);
1105 int ds = crypto_shash_digestsize(bctx->shash);
1106 SHASH_DESC_ON_STACK(shash, bctx->shash);
1107
1108 shash->tfm = bctx->shash;
1109
1110 return crypto_shash_init(shash) ?:
1111 crypto_shash_update(shash, bctx->opad, bs) ?:
1112 crypto_shash_finup(shash, req->result, ds, req->result);
1113}
1114
1115static int omap_sham_finish(struct ahash_request *req)
1116{
1117 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1118 struct omap_sham_dev *dd = ctx->dd;
1119 int err = 0;
1120
1121 if (ctx->digcnt) {
1122 omap_sham_copy_ready_hash(req);
1123 if ((ctx->flags & BIT(FLAGS_HMAC)) &&
1124 !test_bit(FLAGS_AUTO_XOR, &dd->flags))
1125 err = omap_sham_finish_hmac(req);
1126 }
1127
1128 dev_dbg(dd->dev, "digcnt: %zd, bufcnt: %zd\n", ctx->digcnt, ctx->bufcnt);
1129
1130 return err;
1131}
1132
1133static void omap_sham_finish_req(struct ahash_request *req, int err)
1134{
1135 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1136 struct omap_sham_dev *dd = ctx->dd;
1137
1138 if (test_bit(FLAGS_SGS_COPIED, &dd->flags))
1139 free_pages((unsigned long)sg_virt(ctx->sg),
1140 get_order(ctx->sg->length));
1141
1142 if (test_bit(FLAGS_SGS_ALLOCED, &dd->flags))
1143 kfree(ctx->sg);
1144
1145 ctx->sg = NULL;
1146
1147 dd->flags &= ~(BIT(FLAGS_SGS_ALLOCED) | BIT(FLAGS_SGS_COPIED) |
1148 BIT(FLAGS_CPU) | BIT(FLAGS_DMA_READY) |
1149 BIT(FLAGS_OUTPUT_READY));
1150
1151 if (!err)
1152 dd->pdata->copy_hash(req, 1);
1153
1154 if (dd->flags & BIT(FLAGS_HUGE)) {
1155 /* Re-enqueue the request */
1156 omap_sham_enqueue(req, ctx->op);
1157 return;
1158 }
1159
1160 if (!err) {
1161 if (test_bit(FLAGS_FINAL, &dd->flags))
1162 err = omap_sham_finish(req);
1163 } else {
1164 ctx->flags |= BIT(FLAGS_ERROR);
1165 }
1166
1167 /* atomic operation is not needed here */
1168 dd->flags &= ~(BIT(FLAGS_FINAL) | BIT(FLAGS_CPU) |
1169 BIT(FLAGS_DMA_READY) | BIT(FLAGS_OUTPUT_READY));
1170
1171 pm_runtime_mark_last_busy(dd->dev);
1172 pm_runtime_put_autosuspend(dd->dev);
1173
1174 ctx->offset = 0;
1175
1176 crypto_finalize_hash_request(dd->engine, req, err);
1177}
1178
1179static int omap_sham_handle_queue(struct omap_sham_dev *dd,
1180 struct ahash_request *req)
1181{
1182 return crypto_transfer_hash_request_to_engine(dd->engine, req);
1183}
1184
1185static int omap_sham_enqueue(struct ahash_request *req, unsigned int op)
1186{
1187 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1188 struct omap_sham_dev *dd = ctx->dd;
1189
1190 ctx->op = op;
1191
1192 return omap_sham_handle_queue(dd, req);
1193}
1194
1195static int omap_sham_update(struct ahash_request *req)
1196{
1197 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1198 struct omap_sham_dev *dd = omap_sham_find_dev(ctx);
1199
1200 if (!req->nbytes)
1201 return 0;
1202
1203 if (ctx->bufcnt + req->nbytes <= ctx->buflen) {
1204 scatterwalk_map_and_copy(ctx->buffer + ctx->bufcnt, req->src,
1205 0, req->nbytes, 0);
1206 ctx->bufcnt += req->nbytes;
1207 return 0;
1208 }
1209
1210 if (dd->polling_mode)
1211 ctx->flags |= BIT(FLAGS_CPU);
1212
1213 return omap_sham_enqueue(req, OP_UPDATE);
1214}
1215
1216static int omap_sham_final_shash(struct ahash_request *req)
1217{
1218 struct omap_sham_ctx *tctx = crypto_tfm_ctx(req->base.tfm);
1219 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1220 int offset = 0;
1221
1222 /*
1223 * If we are running HMAC on limited hardware support, skip
1224 * the ipad in the beginning of the buffer if we are going for
1225 * software fallback algorithm.
1226 */
1227 if (test_bit(FLAGS_HMAC, &ctx->flags) &&
1228 !test_bit(FLAGS_AUTO_XOR, &ctx->dd->flags))
1229 offset = get_block_size(ctx);
1230
1231 return crypto_shash_tfm_digest(tctx->fallback, ctx->buffer + offset,
1232 ctx->bufcnt - offset, req->result);
1233}
1234
1235static int omap_sham_final(struct ahash_request *req)
1236{
1237 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1238
1239 ctx->flags |= BIT(FLAGS_FINUP);
1240
1241 if (ctx->flags & BIT(FLAGS_ERROR))
1242 return 0; /* uncompleted hash is not needed */
1243
1244 /*
1245 * OMAP HW accel works only with buffers >= 9.
1246 * HMAC is always >= 9 because ipad == block size.
1247 * If buffersize is less than fallback_sz, we use fallback
1248 * SW encoding, as using DMA + HW in this case doesn't provide
1249 * any benefit.
1250 */
1251 if (!ctx->digcnt && ctx->bufcnt < ctx->dd->fallback_sz)
1252 return omap_sham_final_shash(req);
1253 else if (ctx->bufcnt)
1254 return omap_sham_enqueue(req, OP_FINAL);
1255
1256 /* copy ready hash (+ finalize hmac) */
1257 return omap_sham_finish(req);
1258}
1259
1260static int omap_sham_finup(struct ahash_request *req)
1261{
1262 struct omap_sham_reqctx *ctx = ahash_request_ctx(req);
1263 int err1, err2;
1264
1265 ctx->flags |= BIT(FLAGS_FINUP);
1266
1267 err1 = omap_sham_update(req);
1268 if (err1 == -EINPROGRESS || err1 == -EBUSY)
1269 return err1;
1270 /*
1271 * final() has to be always called to cleanup resources
1272 * even if udpate() failed, except EINPROGRESS
1273 */
1274 err2 = omap_sham_final(req);
1275
1276 return err1 ?: err2;
1277}
1278
1279static int omap_sham_digest(struct ahash_request *req)
1280{
1281 return omap_sham_init(req) ?: omap_sham_finup(req);
1282}
1283
1284static int omap_sham_setkey(struct crypto_ahash *tfm, const u8 *key,
1285 unsigned int keylen)
1286{
1287 struct omap_sham_ctx *tctx = crypto_ahash_ctx(tfm);
1288 struct omap_sham_hmac_ctx *bctx = tctx->base;
1289 int bs = crypto_shash_blocksize(bctx->shash);
1290 int ds = crypto_shash_digestsize(bctx->shash);
1291 int err, i;
1292
1293 err = crypto_shash_setkey(tctx->fallback, key, keylen);
1294 if (err)
1295 return err;
1296
1297 if (keylen > bs) {
1298 err = crypto_shash_tfm_digest(bctx->shash, key, keylen,
1299 bctx->ipad);
1300 if (err)
1301 return err;
1302 keylen = ds;
1303 } else {
1304 memcpy(bctx->ipad, key, keylen);
1305 }
1306
1307 memset(bctx->ipad + keylen, 0, bs - keylen);
1308
1309 if (!test_bit(FLAGS_AUTO_XOR, &sham.flags)) {
1310 memcpy(bctx->opad, bctx->ipad, bs);
1311
1312 for (i = 0; i < bs; i++) {
1313 bctx->ipad[i] ^= HMAC_IPAD_VALUE;
1314 bctx->opad[i] ^= HMAC_OPAD_VALUE;
1315 }
1316 }
1317
1318 return err;
1319}
1320
1321static int omap_sham_cra_init_alg(struct crypto_tfm *tfm, const char *alg_base)
1322{
1323 struct omap_sham_ctx *tctx = crypto_tfm_ctx(tfm);
1324 const char *alg_name = crypto_tfm_alg_name(tfm);
1325
1326 /* Allocate a fallback and abort if it failed. */
1327 tctx->fallback = crypto_alloc_shash(alg_name, 0,
1328 CRYPTO_ALG_NEED_FALLBACK);
1329 if (IS_ERR(tctx->fallback)) {
1330 pr_err("omap-sham: fallback driver '%s' "
1331 "could not be loaded.\n", alg_name);
1332 return PTR_ERR(tctx->fallback);
1333 }
1334
1335 crypto_ahash_set_reqsize(__crypto_ahash_cast(tfm),
1336 sizeof(struct omap_sham_reqctx) + BUFLEN);
1337
1338 if (alg_base) {
1339 struct omap_sham_hmac_ctx *bctx = tctx->base;
1340 tctx->flags |= BIT(FLAGS_HMAC);
1341 bctx->shash = crypto_alloc_shash(alg_base, 0,
1342 CRYPTO_ALG_NEED_FALLBACK);
1343 if (IS_ERR(bctx->shash)) {
1344 pr_err("omap-sham: base driver '%s' "
1345 "could not be loaded.\n", alg_base);
1346 crypto_free_shash(tctx->fallback);
1347 return PTR_ERR(bctx->shash);
1348 }
1349
1350 }
1351
1352 tctx->enginectx.op.do_one_request = omap_sham_hash_one_req;
1353 tctx->enginectx.op.prepare_request = omap_sham_prepare_request;
1354 tctx->enginectx.op.unprepare_request = NULL;
1355
1356 return 0;
1357}
1358
1359static int omap_sham_cra_init(struct crypto_tfm *tfm)
1360{
1361 return omap_sham_cra_init_alg(tfm, NULL);
1362}
1363
1364static int omap_sham_cra_sha1_init(struct crypto_tfm *tfm)
1365{
1366 return omap_sham_cra_init_alg(tfm, "sha1");
1367}
1368
1369static int omap_sham_cra_sha224_init(struct crypto_tfm *tfm)
1370{
1371 return omap_sham_cra_init_alg(tfm, "sha224");
1372}
1373
1374static int omap_sham_cra_sha256_init(struct crypto_tfm *tfm)
1375{
1376 return omap_sham_cra_init_alg(tfm, "sha256");
1377}
1378
1379static int omap_sham_cra_md5_init(struct crypto_tfm *tfm)
1380{
1381 return omap_sham_cra_init_alg(tfm, "md5");
1382}
1383
1384static int omap_sham_cra_sha384_init(struct crypto_tfm *tfm)
1385{
1386 return omap_sham_cra_init_alg(tfm, "sha384");
1387}
1388
1389static int omap_sham_cra_sha512_init(struct crypto_tfm *tfm)
1390{
1391 return omap_sham_cra_init_alg(tfm, "sha512");
1392}
1393
1394static void omap_sham_cra_exit(struct crypto_tfm *tfm)
1395{
1396 struct omap_sham_ctx *tctx = crypto_tfm_ctx(tfm);
1397
1398 crypto_free_shash(tctx->fallback);
1399 tctx->fallback = NULL;
1400
1401 if (tctx->flags & BIT(FLAGS_HMAC)) {
1402 struct omap_sham_hmac_ctx *bctx = tctx->base;
1403 crypto_free_shash(bctx->shash);
1404 }
1405}
1406
1407static int omap_sham_export(struct ahash_request *req, void *out)
1408{
1409 struct omap_sham_reqctx *rctx = ahash_request_ctx(req);
1410
1411 memcpy(out, rctx, sizeof(*rctx) + rctx->bufcnt);
1412
1413 return 0;
1414}
1415
1416static int omap_sham_import(struct ahash_request *req, const void *in)
1417{
1418 struct omap_sham_reqctx *rctx = ahash_request_ctx(req);
1419 const struct omap_sham_reqctx *ctx_in = in;
1420
1421 memcpy(rctx, in, sizeof(*rctx) + ctx_in->bufcnt);
1422
1423 return 0;
1424}
1425
1426static struct ahash_alg algs_sha1_md5[] = {
1427{
1428 .init = omap_sham_init,
1429 .update = omap_sham_update,
1430 .final = omap_sham_final,
1431 .finup = omap_sham_finup,
1432 .digest = omap_sham_digest,
1433 .halg.digestsize = SHA1_DIGEST_SIZE,
1434 .halg.base = {
1435 .cra_name = "sha1",
1436 .cra_driver_name = "omap-sha1",
1437 .cra_priority = 400,
1438 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1439 CRYPTO_ALG_ASYNC |
1440 CRYPTO_ALG_NEED_FALLBACK,
1441 .cra_blocksize = SHA1_BLOCK_SIZE,
1442 .cra_ctxsize = sizeof(struct omap_sham_ctx),
1443 .cra_alignmask = OMAP_ALIGN_MASK,
1444 .cra_module = THIS_MODULE,
1445 .cra_init = omap_sham_cra_init,
1446 .cra_exit = omap_sham_cra_exit,
1447 }
1448},
1449{
1450 .init = omap_sham_init,
1451 .update = omap_sham_update,
1452 .final = omap_sham_final,
1453 .finup = omap_sham_finup,
1454 .digest = omap_sham_digest,
1455 .halg.digestsize = MD5_DIGEST_SIZE,
1456 .halg.base = {
1457 .cra_name = "md5",
1458 .cra_driver_name = "omap-md5",
1459 .cra_priority = 400,
1460 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1461 CRYPTO_ALG_ASYNC |
1462 CRYPTO_ALG_NEED_FALLBACK,
1463 .cra_blocksize = SHA1_BLOCK_SIZE,
1464 .cra_ctxsize = sizeof(struct omap_sham_ctx),
1465 .cra_alignmask = OMAP_ALIGN_MASK,
1466 .cra_module = THIS_MODULE,
1467 .cra_init = omap_sham_cra_init,
1468 .cra_exit = omap_sham_cra_exit,
1469 }
1470},
1471{
1472 .init = omap_sham_init,
1473 .update = omap_sham_update,
1474 .final = omap_sham_final,
1475 .finup = omap_sham_finup,
1476 .digest = omap_sham_digest,
1477 .setkey = omap_sham_setkey,
1478 .halg.digestsize = SHA1_DIGEST_SIZE,
1479 .halg.base = {
1480 .cra_name = "hmac(sha1)",
1481 .cra_driver_name = "omap-hmac-sha1",
1482 .cra_priority = 400,
1483 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1484 CRYPTO_ALG_ASYNC |
1485 CRYPTO_ALG_NEED_FALLBACK,
1486 .cra_blocksize = SHA1_BLOCK_SIZE,
1487 .cra_ctxsize = sizeof(struct omap_sham_ctx) +
1488 sizeof(struct omap_sham_hmac_ctx),
1489 .cra_alignmask = OMAP_ALIGN_MASK,
1490 .cra_module = THIS_MODULE,
1491 .cra_init = omap_sham_cra_sha1_init,
1492 .cra_exit = omap_sham_cra_exit,
1493 }
1494},
1495{
1496 .init = omap_sham_init,
1497 .update = omap_sham_update,
1498 .final = omap_sham_final,
1499 .finup = omap_sham_finup,
1500 .digest = omap_sham_digest,
1501 .setkey = omap_sham_setkey,
1502 .halg.digestsize = MD5_DIGEST_SIZE,
1503 .halg.base = {
1504 .cra_name = "hmac(md5)",
1505 .cra_driver_name = "omap-hmac-md5",
1506 .cra_priority = 400,
1507 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1508 CRYPTO_ALG_ASYNC |
1509 CRYPTO_ALG_NEED_FALLBACK,
1510 .cra_blocksize = SHA1_BLOCK_SIZE,
1511 .cra_ctxsize = sizeof(struct omap_sham_ctx) +
1512 sizeof(struct omap_sham_hmac_ctx),
1513 .cra_alignmask = OMAP_ALIGN_MASK,
1514 .cra_module = THIS_MODULE,
1515 .cra_init = omap_sham_cra_md5_init,
1516 .cra_exit = omap_sham_cra_exit,
1517 }
1518}
1519};
1520
1521/* OMAP4 has some algs in addition to what OMAP2 has */
1522static struct ahash_alg algs_sha224_sha256[] = {
1523{
1524 .init = omap_sham_init,
1525 .update = omap_sham_update,
1526 .final = omap_sham_final,
1527 .finup = omap_sham_finup,
1528 .digest = omap_sham_digest,
1529 .halg.digestsize = SHA224_DIGEST_SIZE,
1530 .halg.base = {
1531 .cra_name = "sha224",
1532 .cra_driver_name = "omap-sha224",
1533 .cra_priority = 400,
1534 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1535 CRYPTO_ALG_ASYNC |
1536 CRYPTO_ALG_NEED_FALLBACK,
1537 .cra_blocksize = SHA224_BLOCK_SIZE,
1538 .cra_ctxsize = sizeof(struct omap_sham_ctx),
1539 .cra_alignmask = OMAP_ALIGN_MASK,
1540 .cra_module = THIS_MODULE,
1541 .cra_init = omap_sham_cra_init,
1542 .cra_exit = omap_sham_cra_exit,
1543 }
1544},
1545{
1546 .init = omap_sham_init,
1547 .update = omap_sham_update,
1548 .final = omap_sham_final,
1549 .finup = omap_sham_finup,
1550 .digest = omap_sham_digest,
1551 .halg.digestsize = SHA256_DIGEST_SIZE,
1552 .halg.base = {
1553 .cra_name = "sha256",
1554 .cra_driver_name = "omap-sha256",
1555 .cra_priority = 400,
1556 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1557 CRYPTO_ALG_ASYNC |
1558 CRYPTO_ALG_NEED_FALLBACK,
1559 .cra_blocksize = SHA256_BLOCK_SIZE,
1560 .cra_ctxsize = sizeof(struct omap_sham_ctx),
1561 .cra_alignmask = OMAP_ALIGN_MASK,
1562 .cra_module = THIS_MODULE,
1563 .cra_init = omap_sham_cra_init,
1564 .cra_exit = omap_sham_cra_exit,
1565 }
1566},
1567{
1568 .init = omap_sham_init,
1569 .update = omap_sham_update,
1570 .final = omap_sham_final,
1571 .finup = omap_sham_finup,
1572 .digest = omap_sham_digest,
1573 .setkey = omap_sham_setkey,
1574 .halg.digestsize = SHA224_DIGEST_SIZE,
1575 .halg.base = {
1576 .cra_name = "hmac(sha224)",
1577 .cra_driver_name = "omap-hmac-sha224",
1578 .cra_priority = 400,
1579 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1580 CRYPTO_ALG_ASYNC |
1581 CRYPTO_ALG_NEED_FALLBACK,
1582 .cra_blocksize = SHA224_BLOCK_SIZE,
1583 .cra_ctxsize = sizeof(struct omap_sham_ctx) +
1584 sizeof(struct omap_sham_hmac_ctx),
1585 .cra_alignmask = OMAP_ALIGN_MASK,
1586 .cra_module = THIS_MODULE,
1587 .cra_init = omap_sham_cra_sha224_init,
1588 .cra_exit = omap_sham_cra_exit,
1589 }
1590},
1591{
1592 .init = omap_sham_init,
1593 .update = omap_sham_update,
1594 .final = omap_sham_final,
1595 .finup = omap_sham_finup,
1596 .digest = omap_sham_digest,
1597 .setkey = omap_sham_setkey,
1598 .halg.digestsize = SHA256_DIGEST_SIZE,
1599 .halg.base = {
1600 .cra_name = "hmac(sha256)",
1601 .cra_driver_name = "omap-hmac-sha256",
1602 .cra_priority = 400,
1603 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1604 CRYPTO_ALG_ASYNC |
1605 CRYPTO_ALG_NEED_FALLBACK,
1606 .cra_blocksize = SHA256_BLOCK_SIZE,
1607 .cra_ctxsize = sizeof(struct omap_sham_ctx) +
1608 sizeof(struct omap_sham_hmac_ctx),
1609 .cra_alignmask = OMAP_ALIGN_MASK,
1610 .cra_module = THIS_MODULE,
1611 .cra_init = omap_sham_cra_sha256_init,
1612 .cra_exit = omap_sham_cra_exit,
1613 }
1614},
1615};
1616
1617static struct ahash_alg algs_sha384_sha512[] = {
1618{
1619 .init = omap_sham_init,
1620 .update = omap_sham_update,
1621 .final = omap_sham_final,
1622 .finup = omap_sham_finup,
1623 .digest = omap_sham_digest,
1624 .halg.digestsize = SHA384_DIGEST_SIZE,
1625 .halg.base = {
1626 .cra_name = "sha384",
1627 .cra_driver_name = "omap-sha384",
1628 .cra_priority = 400,
1629 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1630 CRYPTO_ALG_ASYNC |
1631 CRYPTO_ALG_NEED_FALLBACK,
1632 .cra_blocksize = SHA384_BLOCK_SIZE,
1633 .cra_ctxsize = sizeof(struct omap_sham_ctx),
1634 .cra_alignmask = OMAP_ALIGN_MASK,
1635 .cra_module = THIS_MODULE,
1636 .cra_init = omap_sham_cra_init,
1637 .cra_exit = omap_sham_cra_exit,
1638 }
1639},
1640{
1641 .init = omap_sham_init,
1642 .update = omap_sham_update,
1643 .final = omap_sham_final,
1644 .finup = omap_sham_finup,
1645 .digest = omap_sham_digest,
1646 .halg.digestsize = SHA512_DIGEST_SIZE,
1647 .halg.base = {
1648 .cra_name = "sha512",
1649 .cra_driver_name = "omap-sha512",
1650 .cra_priority = 400,
1651 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1652 CRYPTO_ALG_ASYNC |
1653 CRYPTO_ALG_NEED_FALLBACK,
1654 .cra_blocksize = SHA512_BLOCK_SIZE,
1655 .cra_ctxsize = sizeof(struct omap_sham_ctx),
1656 .cra_alignmask = OMAP_ALIGN_MASK,
1657 .cra_module = THIS_MODULE,
1658 .cra_init = omap_sham_cra_init,
1659 .cra_exit = omap_sham_cra_exit,
1660 }
1661},
1662{
1663 .init = omap_sham_init,
1664 .update = omap_sham_update,
1665 .final = omap_sham_final,
1666 .finup = omap_sham_finup,
1667 .digest = omap_sham_digest,
1668 .setkey = omap_sham_setkey,
1669 .halg.digestsize = SHA384_DIGEST_SIZE,
1670 .halg.base = {
1671 .cra_name = "hmac(sha384)",
1672 .cra_driver_name = "omap-hmac-sha384",
1673 .cra_priority = 400,
1674 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1675 CRYPTO_ALG_ASYNC |
1676 CRYPTO_ALG_NEED_FALLBACK,
1677 .cra_blocksize = SHA384_BLOCK_SIZE,
1678 .cra_ctxsize = sizeof(struct omap_sham_ctx) +
1679 sizeof(struct omap_sham_hmac_ctx),
1680 .cra_alignmask = OMAP_ALIGN_MASK,
1681 .cra_module = THIS_MODULE,
1682 .cra_init = omap_sham_cra_sha384_init,
1683 .cra_exit = omap_sham_cra_exit,
1684 }
1685},
1686{
1687 .init = omap_sham_init,
1688 .update = omap_sham_update,
1689 .final = omap_sham_final,
1690 .finup = omap_sham_finup,
1691 .digest = omap_sham_digest,
1692 .setkey = omap_sham_setkey,
1693 .halg.digestsize = SHA512_DIGEST_SIZE,
1694 .halg.base = {
1695 .cra_name = "hmac(sha512)",
1696 .cra_driver_name = "omap-hmac-sha512",
1697 .cra_priority = 400,
1698 .cra_flags = CRYPTO_ALG_KERN_DRIVER_ONLY |
1699 CRYPTO_ALG_ASYNC |
1700 CRYPTO_ALG_NEED_FALLBACK,
1701 .cra_blocksize = SHA512_BLOCK_SIZE,
1702 .cra_ctxsize = sizeof(struct omap_sham_ctx) +
1703 sizeof(struct omap_sham_hmac_ctx),
1704 .cra_alignmask = OMAP_ALIGN_MASK,
1705 .cra_module = THIS_MODULE,
1706 .cra_init = omap_sham_cra_sha512_init,
1707 .cra_exit = omap_sham_cra_exit,
1708 }
1709},
1710};
1711
1712static void omap_sham_done_task(unsigned long data)
1713{
1714 struct omap_sham_dev *dd = (struct omap_sham_dev *)data;
1715 int err = 0;
1716
1717 dev_dbg(dd->dev, "%s: flags=%lx\n", __func__, dd->flags);
1718
1719 if (test_bit(FLAGS_CPU, &dd->flags)) {
1720 if (test_and_clear_bit(FLAGS_OUTPUT_READY, &dd->flags))
1721 goto finish;
1722 } else if (test_bit(FLAGS_DMA_READY, &dd->flags)) {
1723 if (test_bit(FLAGS_DMA_ACTIVE, &dd->flags)) {
1724 omap_sham_update_dma_stop(dd);
1725 if (dd->err) {
1726 err = dd->err;
1727 goto finish;
1728 }
1729 }
1730 if (test_and_clear_bit(FLAGS_OUTPUT_READY, &dd->flags)) {
1731 /* hash or semi-hash ready */
1732 clear_bit(FLAGS_DMA_READY, &dd->flags);
1733 goto finish;
1734 }
1735 }
1736
1737 return;
1738
1739finish:
1740 dev_dbg(dd->dev, "update done: err: %d\n", err);
1741 /* finish curent request */
1742 omap_sham_finish_req(dd->req, err);
1743}
1744
1745static irqreturn_t omap_sham_irq_common(struct omap_sham_dev *dd)
1746{
1747 set_bit(FLAGS_OUTPUT_READY, &dd->flags);
1748 tasklet_schedule(&dd->done_task);
1749
1750 return IRQ_HANDLED;
1751}
1752
1753static irqreturn_t omap_sham_irq_omap2(int irq, void *dev_id)
1754{
1755 struct omap_sham_dev *dd = dev_id;
1756
1757 if (unlikely(test_bit(FLAGS_FINAL, &dd->flags)))
1758 /* final -> allow device to go to power-saving mode */
1759 omap_sham_write_mask(dd, SHA_REG_CTRL, 0, SHA_REG_CTRL_LENGTH);
1760
1761 omap_sham_write_mask(dd, SHA_REG_CTRL, SHA_REG_CTRL_OUTPUT_READY,
1762 SHA_REG_CTRL_OUTPUT_READY);
1763 omap_sham_read(dd, SHA_REG_CTRL);
1764
1765 return omap_sham_irq_common(dd);
1766}
1767
1768static irqreturn_t omap_sham_irq_omap4(int irq, void *dev_id)
1769{
1770 struct omap_sham_dev *dd = dev_id;
1771
1772 omap_sham_write_mask(dd, SHA_REG_MASK(dd), 0, SHA_REG_MASK_IT_EN);
1773
1774 return omap_sham_irq_common(dd);
1775}
1776
1777static struct omap_sham_algs_info omap_sham_algs_info_omap2[] = {
1778 {
1779 .algs_list = algs_sha1_md5,
1780 .size = ARRAY_SIZE(algs_sha1_md5),
1781 },
1782};
1783
1784static const struct omap_sham_pdata omap_sham_pdata_omap2 = {
1785 .algs_info = omap_sham_algs_info_omap2,
1786 .algs_info_size = ARRAY_SIZE(omap_sham_algs_info_omap2),
1787 .flags = BIT(FLAGS_BE32_SHA1),
1788 .digest_size = SHA1_DIGEST_SIZE,
1789 .copy_hash = omap_sham_copy_hash_omap2,
1790 .write_ctrl = omap_sham_write_ctrl_omap2,
1791 .trigger = omap_sham_trigger_omap2,
1792 .poll_irq = omap_sham_poll_irq_omap2,
1793 .intr_hdlr = omap_sham_irq_omap2,
1794 .idigest_ofs = 0x00,
1795 .din_ofs = 0x1c,
1796 .digcnt_ofs = 0x14,
1797 .rev_ofs = 0x5c,
1798 .mask_ofs = 0x60,
1799 .sysstatus_ofs = 0x64,
1800 .major_mask = 0xf0,
1801 .major_shift = 4,
1802 .minor_mask = 0x0f,
1803 .minor_shift = 0,
1804};
1805
1806#ifdef CONFIG_OF
1807static struct omap_sham_algs_info omap_sham_algs_info_omap4[] = {
1808 {
1809 .algs_list = algs_sha1_md5,
1810 .size = ARRAY_SIZE(algs_sha1_md5),
1811 },
1812 {
1813 .algs_list = algs_sha224_sha256,
1814 .size = ARRAY_SIZE(algs_sha224_sha256),
1815 },
1816};
1817
1818static const struct omap_sham_pdata omap_sham_pdata_omap4 = {
1819 .algs_info = omap_sham_algs_info_omap4,
1820 .algs_info_size = ARRAY_SIZE(omap_sham_algs_info_omap4),
1821 .flags = BIT(FLAGS_AUTO_XOR),
1822 .digest_size = SHA256_DIGEST_SIZE,
1823 .copy_hash = omap_sham_copy_hash_omap4,
1824 .write_ctrl = omap_sham_write_ctrl_omap4,
1825 .trigger = omap_sham_trigger_omap4,
1826 .poll_irq = omap_sham_poll_irq_omap4,
1827 .intr_hdlr = omap_sham_irq_omap4,
1828 .idigest_ofs = 0x020,
1829 .odigest_ofs = 0x0,
1830 .din_ofs = 0x080,
1831 .digcnt_ofs = 0x040,
1832 .rev_ofs = 0x100,
1833 .mask_ofs = 0x110,
1834 .sysstatus_ofs = 0x114,
1835 .mode_ofs = 0x44,
1836 .length_ofs = 0x48,
1837 .major_mask = 0x0700,
1838 .major_shift = 8,
1839 .minor_mask = 0x003f,
1840 .minor_shift = 0,
1841};
1842
1843static struct omap_sham_algs_info omap_sham_algs_info_omap5[] = {
1844 {
1845 .algs_list = algs_sha1_md5,
1846 .size = ARRAY_SIZE(algs_sha1_md5),
1847 },
1848 {
1849 .algs_list = algs_sha224_sha256,
1850 .size = ARRAY_SIZE(algs_sha224_sha256),
1851 },
1852 {
1853 .algs_list = algs_sha384_sha512,
1854 .size = ARRAY_SIZE(algs_sha384_sha512),
1855 },
1856};
1857
1858static const struct omap_sham_pdata omap_sham_pdata_omap5 = {
1859 .algs_info = omap_sham_algs_info_omap5,
1860 .algs_info_size = ARRAY_SIZE(omap_sham_algs_info_omap5),
1861 .flags = BIT(FLAGS_AUTO_XOR),
1862 .digest_size = SHA512_DIGEST_SIZE,
1863 .copy_hash = omap_sham_copy_hash_omap4,
1864 .write_ctrl = omap_sham_write_ctrl_omap4,
1865 .trigger = omap_sham_trigger_omap4,
1866 .poll_irq = omap_sham_poll_irq_omap4,
1867 .intr_hdlr = omap_sham_irq_omap4,
1868 .idigest_ofs = 0x240,
1869 .odigest_ofs = 0x200,
1870 .din_ofs = 0x080,
1871 .digcnt_ofs = 0x280,
1872 .rev_ofs = 0x100,
1873 .mask_ofs = 0x110,
1874 .sysstatus_ofs = 0x114,
1875 .mode_ofs = 0x284,
1876 .length_ofs = 0x288,
1877 .major_mask = 0x0700,
1878 .major_shift = 8,
1879 .minor_mask = 0x003f,
1880 .minor_shift = 0,
1881};
1882
1883static const struct of_device_id omap_sham_of_match[] = {
1884 {
1885 .compatible = "ti,omap2-sham",
1886 .data = &omap_sham_pdata_omap2,
1887 },
1888 {
1889 .compatible = "ti,omap3-sham",
1890 .data = &omap_sham_pdata_omap2,
1891 },
1892 {
1893 .compatible = "ti,omap4-sham",
1894 .data = &omap_sham_pdata_omap4,
1895 },
1896 {
1897 .compatible = "ti,omap5-sham",
1898 .data = &omap_sham_pdata_omap5,
1899 },
1900 {},
1901};
1902MODULE_DEVICE_TABLE(of, omap_sham_of_match);
1903
1904static int omap_sham_get_res_of(struct omap_sham_dev *dd,
1905 struct device *dev, struct resource *res)
1906{
1907 struct device_node *node = dev->of_node;
1908 int err = 0;
1909
1910 dd->pdata = of_device_get_match_data(dev);
1911 if (!dd->pdata) {
1912 dev_err(dev, "no compatible OF match\n");
1913 err = -EINVAL;
1914 goto err;
1915 }
1916
1917 err = of_address_to_resource(node, 0, res);
1918 if (err < 0) {
1919 dev_err(dev, "can't translate OF node address\n");
1920 err = -EINVAL;
1921 goto err;
1922 }
1923
1924 dd->irq = irq_of_parse_and_map(node, 0);
1925 if (!dd->irq) {
1926 dev_err(dev, "can't translate OF irq value\n");
1927 err = -EINVAL;
1928 goto err;
1929 }
1930
1931err:
1932 return err;
1933}
1934#else
1935static const struct of_device_id omap_sham_of_match[] = {
1936 {},
1937};
1938
1939static int omap_sham_get_res_of(struct omap_sham_dev *dd,
1940 struct device *dev, struct resource *res)
1941{
1942 return -EINVAL;
1943}
1944#endif
1945
1946static int omap_sham_get_res_pdev(struct omap_sham_dev *dd,
1947 struct platform_device *pdev, struct resource *res)
1948{
1949 struct device *dev = &pdev->dev;
1950 struct resource *r;
1951 int err = 0;
1952
1953 /* Get the base address */
1954 r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1955 if (!r) {
1956 dev_err(dev, "no MEM resource info\n");
1957 err = -ENODEV;
1958 goto err;
1959 }
1960 memcpy(res, r, sizeof(*res));
1961
1962 /* Get the IRQ */
1963 dd->irq = platform_get_irq(pdev, 0);
1964 if (dd->irq < 0) {
1965 err = dd->irq;
1966 goto err;
1967 }
1968
1969 /* Only OMAP2/3 can be non-DT */
1970 dd->pdata = &omap_sham_pdata_omap2;
1971
1972err:
1973 return err;
1974}
1975
1976static ssize_t fallback_show(struct device *dev, struct device_attribute *attr,
1977 char *buf)
1978{
1979 struct omap_sham_dev *dd = dev_get_drvdata(dev);
1980
1981 return sprintf(buf, "%d\n", dd->fallback_sz);
1982}
1983
1984static ssize_t fallback_store(struct device *dev, struct device_attribute *attr,
1985 const char *buf, size_t size)
1986{
1987 struct omap_sham_dev *dd = dev_get_drvdata(dev);
1988 ssize_t status;
1989 long value;
1990
1991 status = kstrtol(buf, 0, &value);
1992 if (status)
1993 return status;
1994
1995 /* HW accelerator only works with buffers > 9 */
1996 if (value < 9) {
1997 dev_err(dev, "minimum fallback size 9\n");
1998 return -EINVAL;
1999 }
2000
2001 dd->fallback_sz = value;
2002
2003 return size;
2004}
2005
2006static ssize_t queue_len_show(struct device *dev, struct device_attribute *attr,
2007 char *buf)
2008{
2009 struct omap_sham_dev *dd = dev_get_drvdata(dev);
2010
2011 return sprintf(buf, "%d\n", dd->queue.max_qlen);
2012}
2013
2014static ssize_t queue_len_store(struct device *dev,
2015 struct device_attribute *attr, const char *buf,
2016 size_t size)
2017{
2018 struct omap_sham_dev *dd = dev_get_drvdata(dev);
2019 ssize_t status;
2020 long value;
2021
2022 status = kstrtol(buf, 0, &value);
2023 if (status)
2024 return status;
2025
2026 if (value < 1)
2027 return -EINVAL;
2028
2029 /*
2030 * Changing the queue size in fly is safe, if size becomes smaller
2031 * than current size, it will just not accept new entries until
2032 * it has shrank enough.
2033 */
2034 dd->queue.max_qlen = value;
2035
2036 return size;
2037}
2038
2039static DEVICE_ATTR_RW(queue_len);
2040static DEVICE_ATTR_RW(fallback);
2041
2042static struct attribute *omap_sham_attrs[] = {
2043 &dev_attr_queue_len.attr,
2044 &dev_attr_fallback.attr,
2045 NULL,
2046};
2047
2048static const struct attribute_group omap_sham_attr_group = {
2049 .attrs = omap_sham_attrs,
2050};
2051
2052static int omap_sham_probe(struct platform_device *pdev)
2053{
2054 struct omap_sham_dev *dd;
2055 struct device *dev = &pdev->dev;
2056 struct resource res;
2057 dma_cap_mask_t mask;
2058 int err, i, j;
2059 u32 rev;
2060
2061 dd = devm_kzalloc(dev, sizeof(struct omap_sham_dev), GFP_KERNEL);
2062 if (dd == NULL) {
2063 dev_err(dev, "unable to alloc data struct.\n");
2064 err = -ENOMEM;
2065 goto data_err;
2066 }
2067 dd->dev = dev;
2068 platform_set_drvdata(pdev, dd);
2069
2070 INIT_LIST_HEAD(&dd->list);
2071 tasklet_init(&dd->done_task, omap_sham_done_task, (unsigned long)dd);
2072 crypto_init_queue(&dd->queue, OMAP_SHAM_QUEUE_LENGTH);
2073
2074 err = (dev->of_node) ? omap_sham_get_res_of(dd, dev, &res) :
2075 omap_sham_get_res_pdev(dd, pdev, &res);
2076 if (err)
2077 goto data_err;
2078
2079 dd->io_base = devm_ioremap_resource(dev, &res);
2080 if (IS_ERR(dd->io_base)) {
2081 err = PTR_ERR(dd->io_base);
2082 goto data_err;
2083 }
2084 dd->phys_base = res.start;
2085
2086 err = devm_request_irq(dev, dd->irq, dd->pdata->intr_hdlr,
2087 IRQF_TRIGGER_NONE, dev_name(dev), dd);
2088 if (err) {
2089 dev_err(dev, "unable to request irq %d, err = %d\n",
2090 dd->irq, err);
2091 goto data_err;
2092 }
2093
2094 dma_cap_zero(mask);
2095 dma_cap_set(DMA_SLAVE, mask);
2096
2097 dd->dma_lch = dma_request_chan(dev, "rx");
2098 if (IS_ERR(dd->dma_lch)) {
2099 err = PTR_ERR(dd->dma_lch);
2100 if (err == -EPROBE_DEFER)
2101 goto data_err;
2102
2103 dd->polling_mode = 1;
2104 dev_dbg(dev, "using polling mode instead of dma\n");
2105 }
2106
2107 dd->flags |= dd->pdata->flags;
2108 sham.flags |= dd->pdata->flags;
2109
2110 pm_runtime_use_autosuspend(dev);
2111 pm_runtime_set_autosuspend_delay(dev, DEFAULT_AUTOSUSPEND_DELAY);
2112
2113 dd->fallback_sz = OMAP_SHA_DMA_THRESHOLD;
2114
2115 pm_runtime_enable(dev);
2116
2117 err = pm_runtime_resume_and_get(dev);
2118 if (err < 0) {
2119 dev_err(dev, "failed to get sync: %d\n", err);
2120 goto err_pm;
2121 }
2122
2123 rev = omap_sham_read(dd, SHA_REG_REV(dd));
2124 pm_runtime_put_sync(&pdev->dev);
2125
2126 dev_info(dev, "hw accel on OMAP rev %u.%u\n",
2127 (rev & dd->pdata->major_mask) >> dd->pdata->major_shift,
2128 (rev & dd->pdata->minor_mask) >> dd->pdata->minor_shift);
2129
2130 spin_lock_bh(&sham.lock);
2131 list_add_tail(&dd->list, &sham.dev_list);
2132 spin_unlock_bh(&sham.lock);
2133
2134 dd->engine = crypto_engine_alloc_init(dev, 1);
2135 if (!dd->engine) {
2136 err = -ENOMEM;
2137 goto err_engine;
2138 }
2139
2140 err = crypto_engine_start(dd->engine);
2141 if (err)
2142 goto err_engine_start;
2143
2144 for (i = 0; i < dd->pdata->algs_info_size; i++) {
2145 if (dd->pdata->algs_info[i].registered)
2146 break;
2147
2148 for (j = 0; j < dd->pdata->algs_info[i].size; j++) {
2149 struct ahash_alg *alg;
2150
2151 alg = &dd->pdata->algs_info[i].algs_list[j];
2152 alg->export = omap_sham_export;
2153 alg->import = omap_sham_import;
2154 alg->halg.statesize = sizeof(struct omap_sham_reqctx) +
2155 BUFLEN;
2156 err = crypto_register_ahash(alg);
2157 if (err)
2158 goto err_algs;
2159
2160 dd->pdata->algs_info[i].registered++;
2161 }
2162 }
2163
2164 err = sysfs_create_group(&dev->kobj, &omap_sham_attr_group);
2165 if (err) {
2166 dev_err(dev, "could not create sysfs device attrs\n");
2167 goto err_algs;
2168 }
2169
2170 return 0;
2171
2172err_algs:
2173 for (i = dd->pdata->algs_info_size - 1; i >= 0; i--)
2174 for (j = dd->pdata->algs_info[i].registered - 1; j >= 0; j--)
2175 crypto_unregister_ahash(
2176 &dd->pdata->algs_info[i].algs_list[j]);
2177err_engine_start:
2178 crypto_engine_exit(dd->engine);
2179err_engine:
2180 spin_lock_bh(&sham.lock);
2181 list_del(&dd->list);
2182 spin_unlock_bh(&sham.lock);
2183err_pm:
2184 pm_runtime_dont_use_autosuspend(dev);
2185 pm_runtime_disable(dev);
2186 if (!dd->polling_mode)
2187 dma_release_channel(dd->dma_lch);
2188data_err:
2189 dev_err(dev, "initialization failed.\n");
2190
2191 return err;
2192}
2193
2194static int omap_sham_remove(struct platform_device *pdev)
2195{
2196 struct omap_sham_dev *dd;
2197 int i, j;
2198
2199 dd = platform_get_drvdata(pdev);
2200
2201 spin_lock_bh(&sham.lock);
2202 list_del(&dd->list);
2203 spin_unlock_bh(&sham.lock);
2204 for (i = dd->pdata->algs_info_size - 1; i >= 0; i--)
2205 for (j = dd->pdata->algs_info[i].registered - 1; j >= 0; j--) {
2206 crypto_unregister_ahash(
2207 &dd->pdata->algs_info[i].algs_list[j]);
2208 dd->pdata->algs_info[i].registered--;
2209 }
2210 tasklet_kill(&dd->done_task);
2211 pm_runtime_dont_use_autosuspend(&pdev->dev);
2212 pm_runtime_disable(&pdev->dev);
2213
2214 if (!dd->polling_mode)
2215 dma_release_channel(dd->dma_lch);
2216
2217 sysfs_remove_group(&dd->dev->kobj, &omap_sham_attr_group);
2218
2219 return 0;
2220}
2221
2222static struct platform_driver omap_sham_driver = {
2223 .probe = omap_sham_probe,
2224 .remove = omap_sham_remove,
2225 .driver = {
2226 .name = "omap-sham",
2227 .of_match_table = omap_sham_of_match,
2228 },
2229};
2230
2231module_platform_driver(omap_sham_driver);
2232
2233MODULE_DESCRIPTION("OMAP SHA1/MD5 hw acceleration support.");
2234MODULE_LICENSE("GPL v2");
2235MODULE_AUTHOR("Dmitry Kasatkin");
2236MODULE_ALIAS("platform:omap-sham");