Linux Audio

Check our new training course

Loading...
v6.8
   1/*
   2 * Copyright 2008-2010 Cisco Systems, Inc.  All rights reserved.
   3 * Copyright 2007 Nuova Systems, Inc.  All rights reserved.
   4 *
   5 * This program is free software; you may redistribute it and/or modify
   6 * it under the terms of the GNU General Public License as published by
   7 * the Free Software Foundation; version 2 of the License.
   8 *
   9 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  10 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  11 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  12 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  13 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  14 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  15 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  16 * SOFTWARE.
  17 *
  18 */
  19
  20#include <linux/module.h>
  21#include <linux/kernel.h>
  22#include <linux/string.h>
  23#include <linux/errno.h>
  24#include <linux/types.h>
  25#include <linux/init.h>
  26#include <linux/interrupt.h>
  27#include <linux/workqueue.h>
  28#include <linux/pci.h>
  29#include <linux/netdevice.h>
  30#include <linux/etherdevice.h>
  31#include <linux/if.h>
  32#include <linux/if_ether.h>
  33#include <linux/if_vlan.h>
  34#include <linux/in.h>
  35#include <linux/ip.h>
  36#include <linux/ipv6.h>
  37#include <linux/tcp.h>
  38#include <linux/rtnetlink.h>
  39#include <linux/prefetch.h>
  40#include <net/ip6_checksum.h>
  41#include <linux/ktime.h>
  42#include <linux/numa.h>
  43#ifdef CONFIG_RFS_ACCEL
  44#include <linux/cpu_rmap.h>
  45#endif
  46#include <linux/crash_dump.h>
  47#include <net/busy_poll.h>
  48#include <net/vxlan.h>
 
  49
  50#include "cq_enet_desc.h"
  51#include "vnic_dev.h"
  52#include "vnic_intr.h"
  53#include "vnic_stats.h"
  54#include "vnic_vic.h"
  55#include "enic_res.h"
  56#include "enic.h"
  57#include "enic_dev.h"
  58#include "enic_pp.h"
  59#include "enic_clsf.h"
  60
  61#define ENIC_NOTIFY_TIMER_PERIOD	(2 * HZ)
  62#define WQ_ENET_MAX_DESC_LEN		(1 << WQ_ENET_LEN_BITS)
  63#define MAX_TSO				(1 << 16)
  64#define ENIC_DESC_MAX_SPLITS		(MAX_TSO / WQ_ENET_MAX_DESC_LEN + 1)
  65
  66#define PCI_DEVICE_ID_CISCO_VIC_ENET         0x0043  /* ethernet vnic */
  67#define PCI_DEVICE_ID_CISCO_VIC_ENET_DYN     0x0044  /* enet dynamic vnic */
  68#define PCI_DEVICE_ID_CISCO_VIC_ENET_VF      0x0071  /* enet SRIOV VF */
  69
  70#define RX_COPYBREAK_DEFAULT		256
  71
  72/* Supported devices */
  73static const struct pci_device_id enic_id_table[] = {
  74	{ PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET) },
  75	{ PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET_DYN) },
  76	{ PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET_VF) },
  77	{ 0, }	/* end of table */
  78};
  79
  80MODULE_DESCRIPTION(DRV_DESCRIPTION);
  81MODULE_AUTHOR("Scott Feldman <scofeldm@cisco.com>");
  82MODULE_LICENSE("GPL");
  83MODULE_DEVICE_TABLE(pci, enic_id_table);
  84
  85#define ENIC_LARGE_PKT_THRESHOLD		1000
  86#define ENIC_MAX_COALESCE_TIMERS		10
  87/*  Interrupt moderation table, which will be used to decide the
  88 *  coalescing timer values
  89 *  {rx_rate in Mbps, mapping percentage of the range}
  90 */
  91static struct enic_intr_mod_table mod_table[ENIC_MAX_COALESCE_TIMERS + 1] = {
  92	{4000,  0},
  93	{4400, 10},
  94	{5060, 20},
  95	{5230, 30},
  96	{5540, 40},
  97	{5820, 50},
  98	{6120, 60},
  99	{6435, 70},
 100	{6745, 80},
 101	{7000, 90},
 102	{0xFFFFFFFF, 100}
 103};
 104
 105/* This table helps the driver to pick different ranges for rx coalescing
 106 * timer depending on the link speed.
 107 */
 108static struct enic_intr_mod_range mod_range[ENIC_MAX_LINK_SPEEDS] = {
 109	{0,  0}, /* 0  - 4  Gbps */
 110	{0,  3}, /* 4  - 10 Gbps */
 111	{3,  6}, /* 10 - 40 Gbps */
 112};
 113
 114static void enic_init_affinity_hint(struct enic *enic)
 115{
 116	int numa_node = dev_to_node(&enic->pdev->dev);
 117	int i;
 118
 119	for (i = 0; i < enic->intr_count; i++) {
 120		if (enic_is_err_intr(enic, i) || enic_is_notify_intr(enic, i) ||
 121		    (cpumask_available(enic->msix[i].affinity_mask) &&
 122		     !cpumask_empty(enic->msix[i].affinity_mask)))
 123			continue;
 124		if (zalloc_cpumask_var(&enic->msix[i].affinity_mask,
 125				       GFP_KERNEL))
 126			cpumask_set_cpu(cpumask_local_spread(i, numa_node),
 127					enic->msix[i].affinity_mask);
 128	}
 129}
 130
 131static void enic_free_affinity_hint(struct enic *enic)
 132{
 133	int i;
 134
 135	for (i = 0; i < enic->intr_count; i++) {
 136		if (enic_is_err_intr(enic, i) || enic_is_notify_intr(enic, i))
 137			continue;
 138		free_cpumask_var(enic->msix[i].affinity_mask);
 139	}
 140}
 141
 142static void enic_set_affinity_hint(struct enic *enic)
 143{
 144	int i;
 145	int err;
 146
 147	for (i = 0; i < enic->intr_count; i++) {
 148		if (enic_is_err_intr(enic, i)		||
 149		    enic_is_notify_intr(enic, i)	||
 150		    !cpumask_available(enic->msix[i].affinity_mask) ||
 151		    cpumask_empty(enic->msix[i].affinity_mask))
 152			continue;
 153		err = irq_update_affinity_hint(enic->msix_entry[i].vector,
 154					       enic->msix[i].affinity_mask);
 155		if (err)
 156			netdev_warn(enic->netdev, "irq_update_affinity_hint failed, err %d\n",
 157				    err);
 158	}
 159
 160	for (i = 0; i < enic->wq_count; i++) {
 161		int wq_intr = enic_msix_wq_intr(enic, i);
 162
 163		if (cpumask_available(enic->msix[wq_intr].affinity_mask) &&
 164		    !cpumask_empty(enic->msix[wq_intr].affinity_mask))
 165			netif_set_xps_queue(enic->netdev,
 166					    enic->msix[wq_intr].affinity_mask,
 167					    i);
 168	}
 169}
 170
 171static void enic_unset_affinity_hint(struct enic *enic)
 172{
 173	int i;
 174
 175	for (i = 0; i < enic->intr_count; i++)
 176		irq_update_affinity_hint(enic->msix_entry[i].vector, NULL);
 177}
 178
 179static int enic_udp_tunnel_set_port(struct net_device *netdev,
 180				    unsigned int table, unsigned int entry,
 181				    struct udp_tunnel_info *ti)
 182{
 183	struct enic *enic = netdev_priv(netdev);
 184	int err;
 185
 186	spin_lock_bh(&enic->devcmd_lock);
 187
 188	err = vnic_dev_overlay_offload_cfg(enic->vdev,
 189					   OVERLAY_CFG_VXLAN_PORT_UPDATE,
 190					   ntohs(ti->port));
 191	if (err)
 192		goto error;
 193
 194	err = vnic_dev_overlay_offload_ctrl(enic->vdev, OVERLAY_FEATURE_VXLAN,
 195					    enic->vxlan.patch_level);
 196	if (err)
 197		goto error;
 198
 199	enic->vxlan.vxlan_udp_port_number = ntohs(ti->port);
 200error:
 201	spin_unlock_bh(&enic->devcmd_lock);
 202
 203	return err;
 204}
 205
 206static int enic_udp_tunnel_unset_port(struct net_device *netdev,
 207				      unsigned int table, unsigned int entry,
 208				      struct udp_tunnel_info *ti)
 209{
 210	struct enic *enic = netdev_priv(netdev);
 211	int err;
 212
 213	spin_lock_bh(&enic->devcmd_lock);
 214
 215	err = vnic_dev_overlay_offload_ctrl(enic->vdev, OVERLAY_FEATURE_VXLAN,
 216					    OVERLAY_OFFLOAD_DISABLE);
 217	if (err)
 218		goto unlock;
 219
 220	enic->vxlan.vxlan_udp_port_number = 0;
 221
 222unlock:
 223	spin_unlock_bh(&enic->devcmd_lock);
 224
 225	return err;
 226}
 227
 228static const struct udp_tunnel_nic_info enic_udp_tunnels = {
 229	.set_port	= enic_udp_tunnel_set_port,
 230	.unset_port	= enic_udp_tunnel_unset_port,
 231	.tables		= {
 232		{ .n_entries = 1, .tunnel_types = UDP_TUNNEL_TYPE_VXLAN, },
 233	},
 234}, enic_udp_tunnels_v4 = {
 235	.set_port	= enic_udp_tunnel_set_port,
 236	.unset_port	= enic_udp_tunnel_unset_port,
 237	.flags		= UDP_TUNNEL_NIC_INFO_IPV4_ONLY,
 238	.tables		= {
 239		{ .n_entries = 1, .tunnel_types = UDP_TUNNEL_TYPE_VXLAN, },
 240	},
 241};
 242
 243static netdev_features_t enic_features_check(struct sk_buff *skb,
 244					     struct net_device *dev,
 245					     netdev_features_t features)
 246{
 247	const struct ethhdr *eth = (struct ethhdr *)skb_inner_mac_header(skb);
 248	struct enic *enic = netdev_priv(dev);
 249	struct udphdr *udph;
 250	u16 port = 0;
 251	u8 proto;
 252
 253	if (!skb->encapsulation)
 254		return features;
 255
 256	features = vxlan_features_check(skb, features);
 257
 258	switch (vlan_get_protocol(skb)) {
 259	case htons(ETH_P_IPV6):
 260		if (!(enic->vxlan.flags & ENIC_VXLAN_OUTER_IPV6))
 261			goto out;
 262		proto = ipv6_hdr(skb)->nexthdr;
 263		break;
 264	case htons(ETH_P_IP):
 265		proto = ip_hdr(skb)->protocol;
 266		break;
 267	default:
 268		goto out;
 269	}
 270
 271	switch (eth->h_proto) {
 272	case ntohs(ETH_P_IPV6):
 273		if (!(enic->vxlan.flags & ENIC_VXLAN_INNER_IPV6))
 274			goto out;
 275		fallthrough;
 276	case ntohs(ETH_P_IP):
 277		break;
 278	default:
 279		goto out;
 280	}
 281
 282
 283	if (proto == IPPROTO_UDP) {
 284		udph = udp_hdr(skb);
 285		port = be16_to_cpu(udph->dest);
 286	}
 287
 288	/* HW supports offload of only one UDP port. Remove CSUM and GSO MASK
 289	 * for other UDP port tunnels
 290	 */
 291	if (port  != enic->vxlan.vxlan_udp_port_number)
 292		goto out;
 293
 294	return features;
 295
 296out:
 297	return features & ~(NETIF_F_CSUM_MASK | NETIF_F_GSO_MASK);
 298}
 299
 300int enic_is_dynamic(struct enic *enic)
 301{
 302	return enic->pdev->device == PCI_DEVICE_ID_CISCO_VIC_ENET_DYN;
 303}
 304
 305int enic_sriov_enabled(struct enic *enic)
 306{
 307	return (enic->priv_flags & ENIC_SRIOV_ENABLED) ? 1 : 0;
 308}
 309
 310static int enic_is_sriov_vf(struct enic *enic)
 311{
 312	return enic->pdev->device == PCI_DEVICE_ID_CISCO_VIC_ENET_VF;
 313}
 314
 315int enic_is_valid_vf(struct enic *enic, int vf)
 316{
 317#ifdef CONFIG_PCI_IOV
 318	return vf >= 0 && vf < enic->num_vfs;
 319#else
 320	return 0;
 321#endif
 322}
 323
 324static void enic_free_wq_buf(struct vnic_wq *wq, struct vnic_wq_buf *buf)
 325{
 326	struct enic *enic = vnic_dev_priv(wq->vdev);
 327
 328	if (buf->sop)
 329		dma_unmap_single(&enic->pdev->dev, buf->dma_addr, buf->len,
 330				 DMA_TO_DEVICE);
 331	else
 332		dma_unmap_page(&enic->pdev->dev, buf->dma_addr, buf->len,
 333			       DMA_TO_DEVICE);
 334
 335	if (buf->os_buf)
 336		dev_kfree_skb_any(buf->os_buf);
 337}
 338
 339static void enic_wq_free_buf(struct vnic_wq *wq,
 340	struct cq_desc *cq_desc, struct vnic_wq_buf *buf, void *opaque)
 341{
 
 
 
 
 342	enic_free_wq_buf(wq, buf);
 343}
 344
 345static int enic_wq_service(struct vnic_dev *vdev, struct cq_desc *cq_desc,
 346	u8 type, u16 q_number, u16 completed_index, void *opaque)
 347{
 348	struct enic *enic = vnic_dev_priv(vdev);
 349
 350	spin_lock(&enic->wq_lock[q_number]);
 351
 352	vnic_wq_service(&enic->wq[q_number], cq_desc,
 353		completed_index, enic_wq_free_buf,
 354		opaque);
 355
 356	if (netif_tx_queue_stopped(netdev_get_tx_queue(enic->netdev, q_number)) &&
 357	    vnic_wq_desc_avail(&enic->wq[q_number]) >=
 358	    (MAX_SKB_FRAGS + ENIC_DESC_MAX_SPLITS))
 359		netif_wake_subqueue(enic->netdev, q_number);
 
 
 360
 361	spin_unlock(&enic->wq_lock[q_number]);
 362
 363	return 0;
 364}
 365
 366static bool enic_log_q_error(struct enic *enic)
 367{
 368	unsigned int i;
 369	u32 error_status;
 370	bool err = false;
 371
 372	for (i = 0; i < enic->wq_count; i++) {
 373		error_status = vnic_wq_error_status(&enic->wq[i]);
 374		err |= error_status;
 375		if (error_status)
 376			netdev_err(enic->netdev, "WQ[%d] error_status %d\n",
 377				i, error_status);
 378	}
 379
 380	for (i = 0; i < enic->rq_count; i++) {
 381		error_status = vnic_rq_error_status(&enic->rq[i]);
 382		err |= error_status;
 383		if (error_status)
 384			netdev_err(enic->netdev, "RQ[%d] error_status %d\n",
 385				i, error_status);
 386	}
 387
 388	return err;
 389}
 390
 391static void enic_msglvl_check(struct enic *enic)
 392{
 393	u32 msg_enable = vnic_dev_msg_lvl(enic->vdev);
 394
 395	if (msg_enable != enic->msg_enable) {
 396		netdev_info(enic->netdev, "msg lvl changed from 0x%x to 0x%x\n",
 397			enic->msg_enable, msg_enable);
 398		enic->msg_enable = msg_enable;
 399	}
 400}
 401
 402static void enic_mtu_check(struct enic *enic)
 403{
 404	u32 mtu = vnic_dev_mtu(enic->vdev);
 405	struct net_device *netdev = enic->netdev;
 406
 407	if (mtu && mtu != enic->port_mtu) {
 408		enic->port_mtu = mtu;
 409		if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic)) {
 410			mtu = max_t(int, ENIC_MIN_MTU,
 411				min_t(int, ENIC_MAX_MTU, mtu));
 412			if (mtu != netdev->mtu)
 413				schedule_work(&enic->change_mtu_work);
 414		} else {
 415			if (mtu < netdev->mtu)
 416				netdev_warn(netdev,
 417					"interface MTU (%d) set higher "
 418					"than switch port MTU (%d)\n",
 419					netdev->mtu, mtu);
 420		}
 421	}
 422}
 423
 424static void enic_link_check(struct enic *enic)
 425{
 426	int link_status = vnic_dev_link_status(enic->vdev);
 427	int carrier_ok = netif_carrier_ok(enic->netdev);
 428
 429	if (link_status && !carrier_ok) {
 430		netdev_info(enic->netdev, "Link UP\n");
 431		netif_carrier_on(enic->netdev);
 432	} else if (!link_status && carrier_ok) {
 433		netdev_info(enic->netdev, "Link DOWN\n");
 434		netif_carrier_off(enic->netdev);
 435	}
 436}
 437
 438static void enic_notify_check(struct enic *enic)
 439{
 440	enic_msglvl_check(enic);
 441	enic_mtu_check(enic);
 442	enic_link_check(enic);
 443}
 444
 445#define ENIC_TEST_INTR(pba, i) (pba & (1 << i))
 446
 447static irqreturn_t enic_isr_legacy(int irq, void *data)
 448{
 449	struct net_device *netdev = data;
 450	struct enic *enic = netdev_priv(netdev);
 451	unsigned int io_intr = ENIC_LEGACY_IO_INTR;
 452	unsigned int err_intr = ENIC_LEGACY_ERR_INTR;
 453	unsigned int notify_intr = ENIC_LEGACY_NOTIFY_INTR;
 454	u32 pba;
 455
 456	vnic_intr_mask(&enic->intr[io_intr]);
 457
 458	pba = vnic_intr_legacy_pba(enic->legacy_pba);
 459	if (!pba) {
 460		vnic_intr_unmask(&enic->intr[io_intr]);
 461		return IRQ_NONE;	/* not our interrupt */
 462	}
 463
 464	if (ENIC_TEST_INTR(pba, notify_intr)) {
 465		enic_notify_check(enic);
 466		vnic_intr_return_all_credits(&enic->intr[notify_intr]);
 467	}
 468
 469	if (ENIC_TEST_INTR(pba, err_intr)) {
 470		vnic_intr_return_all_credits(&enic->intr[err_intr]);
 471		enic_log_q_error(enic);
 472		/* schedule recovery from WQ/RQ error */
 473		schedule_work(&enic->reset);
 474		return IRQ_HANDLED;
 475	}
 476
 477	if (ENIC_TEST_INTR(pba, io_intr))
 478		napi_schedule_irqoff(&enic->napi[0]);
 479	else
 480		vnic_intr_unmask(&enic->intr[io_intr]);
 481
 482	return IRQ_HANDLED;
 483}
 484
 485static irqreturn_t enic_isr_msi(int irq, void *data)
 486{
 487	struct enic *enic = data;
 488
 489	/* With MSI, there is no sharing of interrupts, so this is
 490	 * our interrupt and there is no need to ack it.  The device
 491	 * is not providing per-vector masking, so the OS will not
 492	 * write to PCI config space to mask/unmask the interrupt.
 493	 * We're using mask_on_assertion for MSI, so the device
 494	 * automatically masks the interrupt when the interrupt is
 495	 * generated.  Later, when exiting polling, the interrupt
 496	 * will be unmasked (see enic_poll).
 497	 *
 498	 * Also, the device uses the same PCIe Traffic Class (TC)
 499	 * for Memory Write data and MSI, so there are no ordering
 500	 * issues; the MSI will always arrive at the Root Complex
 501	 * _after_ corresponding Memory Writes (i.e. descriptor
 502	 * writes).
 503	 */
 504
 505	napi_schedule_irqoff(&enic->napi[0]);
 506
 507	return IRQ_HANDLED;
 508}
 509
 510static irqreturn_t enic_isr_msix(int irq, void *data)
 511{
 512	struct napi_struct *napi = data;
 513
 514	napi_schedule_irqoff(napi);
 515
 516	return IRQ_HANDLED;
 517}
 518
 519static irqreturn_t enic_isr_msix_err(int irq, void *data)
 520{
 521	struct enic *enic = data;
 522	unsigned int intr = enic_msix_err_intr(enic);
 523
 524	vnic_intr_return_all_credits(&enic->intr[intr]);
 525
 526	if (enic_log_q_error(enic))
 527		/* schedule recovery from WQ/RQ error */
 528		schedule_work(&enic->reset);
 529
 530	return IRQ_HANDLED;
 531}
 532
 533static irqreturn_t enic_isr_msix_notify(int irq, void *data)
 534{
 535	struct enic *enic = data;
 536	unsigned int intr = enic_msix_notify_intr(enic);
 537
 538	enic_notify_check(enic);
 539	vnic_intr_return_all_credits(&enic->intr[intr]);
 540
 541	return IRQ_HANDLED;
 542}
 543
 544static int enic_queue_wq_skb_cont(struct enic *enic, struct vnic_wq *wq,
 545				  struct sk_buff *skb, unsigned int len_left,
 546				  int loopback)
 547{
 548	const skb_frag_t *frag;
 549	dma_addr_t dma_addr;
 550
 551	/* Queue additional data fragments */
 552	for (frag = skb_shinfo(skb)->frags; len_left; frag++) {
 553		len_left -= skb_frag_size(frag);
 554		dma_addr = skb_frag_dma_map(&enic->pdev->dev, frag, 0,
 555					    skb_frag_size(frag),
 556					    DMA_TO_DEVICE);
 557		if (unlikely(enic_dma_map_check(enic, dma_addr)))
 558			return -ENOMEM;
 559		enic_queue_wq_desc_cont(wq, skb, dma_addr, skb_frag_size(frag),
 560					(len_left == 0),	/* EOP? */
 561					loopback);
 562	}
 563
 564	return 0;
 565}
 566
 567static int enic_queue_wq_skb_vlan(struct enic *enic, struct vnic_wq *wq,
 568				  struct sk_buff *skb, int vlan_tag_insert,
 569				  unsigned int vlan_tag, int loopback)
 570{
 571	unsigned int head_len = skb_headlen(skb);
 572	unsigned int len_left = skb->len - head_len;
 573	int eop = (len_left == 0);
 574	dma_addr_t dma_addr;
 575	int err = 0;
 576
 577	dma_addr = dma_map_single(&enic->pdev->dev, skb->data, head_len,
 578				  DMA_TO_DEVICE);
 579	if (unlikely(enic_dma_map_check(enic, dma_addr)))
 580		return -ENOMEM;
 581
 582	/* Queue the main skb fragment. The fragments are no larger
 583	 * than max MTU(9000)+ETH_HDR_LEN(14) bytes, which is less
 584	 * than WQ_ENET_MAX_DESC_LEN length. So only one descriptor
 585	 * per fragment is queued.
 586	 */
 587	enic_queue_wq_desc(wq, skb, dma_addr, head_len,	vlan_tag_insert,
 588			   vlan_tag, eop, loopback);
 589
 590	if (!eop)
 591		err = enic_queue_wq_skb_cont(enic, wq, skb, len_left, loopback);
 592
 
 
 
 
 
 593	return err;
 594}
 595
 596static int enic_queue_wq_skb_csum_l4(struct enic *enic, struct vnic_wq *wq,
 597				     struct sk_buff *skb, int vlan_tag_insert,
 598				     unsigned int vlan_tag, int loopback)
 599{
 600	unsigned int head_len = skb_headlen(skb);
 601	unsigned int len_left = skb->len - head_len;
 602	unsigned int hdr_len = skb_checksum_start_offset(skb);
 603	unsigned int csum_offset = hdr_len + skb->csum_offset;
 604	int eop = (len_left == 0);
 605	dma_addr_t dma_addr;
 606	int err = 0;
 607
 608	dma_addr = dma_map_single(&enic->pdev->dev, skb->data, head_len,
 609				  DMA_TO_DEVICE);
 610	if (unlikely(enic_dma_map_check(enic, dma_addr)))
 611		return -ENOMEM;
 612
 613	/* Queue the main skb fragment. The fragments are no larger
 614	 * than max MTU(9000)+ETH_HDR_LEN(14) bytes, which is less
 615	 * than WQ_ENET_MAX_DESC_LEN length. So only one descriptor
 616	 * per fragment is queued.
 617	 */
 618	enic_queue_wq_desc_csum_l4(wq, skb, dma_addr, head_len,	csum_offset,
 619				   hdr_len, vlan_tag_insert, vlan_tag, eop,
 620				   loopback);
 621
 622	if (!eop)
 623		err = enic_queue_wq_skb_cont(enic, wq, skb, len_left, loopback);
 624
 
 
 
 
 625	return err;
 626}
 627
 628static void enic_preload_tcp_csum_encap(struct sk_buff *skb)
 629{
 630	const struct ethhdr *eth = (struct ethhdr *)skb_inner_mac_header(skb);
 631
 632	switch (eth->h_proto) {
 633	case ntohs(ETH_P_IP):
 634		inner_ip_hdr(skb)->check = 0;
 635		inner_tcp_hdr(skb)->check =
 636			~csum_tcpudp_magic(inner_ip_hdr(skb)->saddr,
 637					   inner_ip_hdr(skb)->daddr, 0,
 638					   IPPROTO_TCP, 0);
 639		break;
 640	case ntohs(ETH_P_IPV6):
 641		inner_tcp_hdr(skb)->check =
 642			~csum_ipv6_magic(&inner_ipv6_hdr(skb)->saddr,
 643					 &inner_ipv6_hdr(skb)->daddr, 0,
 644					 IPPROTO_TCP, 0);
 645		break;
 646	default:
 647		WARN_ONCE(1, "Non ipv4/ipv6 inner pkt for encap offload");
 648		break;
 649	}
 650}
 651
 652static void enic_preload_tcp_csum(struct sk_buff *skb)
 653{
 654	/* Preload TCP csum field with IP pseudo hdr calculated
 655	 * with IP length set to zero.  HW will later add in length
 656	 * to each TCP segment resulting from the TSO.
 657	 */
 658
 659	if (skb->protocol == cpu_to_be16(ETH_P_IP)) {
 660		ip_hdr(skb)->check = 0;
 661		tcp_hdr(skb)->check = ~csum_tcpudp_magic(ip_hdr(skb)->saddr,
 662			ip_hdr(skb)->daddr, 0, IPPROTO_TCP, 0);
 663	} else if (skb->protocol == cpu_to_be16(ETH_P_IPV6)) {
 664		tcp_v6_gso_csum_prep(skb);
 665	}
 666}
 667
 668static int enic_queue_wq_skb_tso(struct enic *enic, struct vnic_wq *wq,
 669				 struct sk_buff *skb, unsigned int mss,
 670				 int vlan_tag_insert, unsigned int vlan_tag,
 671				 int loopback)
 672{
 673	unsigned int frag_len_left = skb_headlen(skb);
 674	unsigned int len_left = skb->len - frag_len_left;
 675	int eop = (len_left == 0);
 676	unsigned int offset = 0;
 677	unsigned int hdr_len;
 678	dma_addr_t dma_addr;
 
 679	unsigned int len;
 680	skb_frag_t *frag;
 681
 682	if (skb->encapsulation) {
 683		hdr_len = skb_inner_tcp_all_headers(skb);
 684		enic_preload_tcp_csum_encap(skb);
 
 685	} else {
 686		hdr_len = skb_tcp_all_headers(skb);
 687		enic_preload_tcp_csum(skb);
 
 688	}
 689
 690	/* Queue WQ_ENET_MAX_DESC_LEN length descriptors
 691	 * for the main skb fragment
 692	 */
 693	while (frag_len_left) {
 694		len = min(frag_len_left, (unsigned int)WQ_ENET_MAX_DESC_LEN);
 695		dma_addr = dma_map_single(&enic->pdev->dev,
 696					  skb->data + offset, len,
 697					  DMA_TO_DEVICE);
 698		if (unlikely(enic_dma_map_check(enic, dma_addr)))
 699			return -ENOMEM;
 700		enic_queue_wq_desc_tso(wq, skb, dma_addr, len, mss, hdr_len,
 701				       vlan_tag_insert, vlan_tag,
 702				       eop && (len == frag_len_left), loopback);
 703		frag_len_left -= len;
 704		offset += len;
 705	}
 706
 707	if (eop)
 708		return 0;
 709
 710	/* Queue WQ_ENET_MAX_DESC_LEN length descriptors
 711	 * for additional data fragments
 712	 */
 713	for (frag = skb_shinfo(skb)->frags; len_left; frag++) {
 714		len_left -= skb_frag_size(frag);
 715		frag_len_left = skb_frag_size(frag);
 716		offset = 0;
 717
 718		while (frag_len_left) {
 719			len = min(frag_len_left,
 720				(unsigned int)WQ_ENET_MAX_DESC_LEN);
 721			dma_addr = skb_frag_dma_map(&enic->pdev->dev, frag,
 722						    offset, len,
 723						    DMA_TO_DEVICE);
 724			if (unlikely(enic_dma_map_check(enic, dma_addr)))
 725				return -ENOMEM;
 726			enic_queue_wq_desc_cont(wq, skb, dma_addr, len,
 727						(len_left == 0) &&
 728						 (len == frag_len_left),/*EOP*/
 729						loopback);
 730			frag_len_left -= len;
 731			offset += len;
 732		}
 733	}
 734
 
 
 
 
 
 
 
 
 
 735	return 0;
 736}
 737
 738static inline int enic_queue_wq_skb_encap(struct enic *enic, struct vnic_wq *wq,
 739					  struct sk_buff *skb,
 740					  int vlan_tag_insert,
 741					  unsigned int vlan_tag, int loopback)
 742{
 743	unsigned int head_len = skb_headlen(skb);
 744	unsigned int len_left = skb->len - head_len;
 745	/* Hardware will overwrite the checksum fields, calculating from
 746	 * scratch and ignoring the value placed by software.
 747	 * Offload mode = 00
 748	 * mss[2], mss[1], mss[0] bits are set
 749	 */
 750	unsigned int mss_or_csum = 7;
 751	int eop = (len_left == 0);
 752	dma_addr_t dma_addr;
 753	int err = 0;
 754
 755	dma_addr = dma_map_single(&enic->pdev->dev, skb->data, head_len,
 756				  DMA_TO_DEVICE);
 757	if (unlikely(enic_dma_map_check(enic, dma_addr)))
 758		return -ENOMEM;
 759
 760	enic_queue_wq_desc_ex(wq, skb, dma_addr, head_len, mss_or_csum, 0,
 761			      vlan_tag_insert, vlan_tag,
 762			      WQ_ENET_OFFLOAD_MODE_CSUM, eop, 1 /* SOP */, eop,
 763			      loopback);
 764	if (!eop)
 765		err = enic_queue_wq_skb_cont(enic, wq, skb, len_left, loopback);
 766
 
 
 
 
 767	return err;
 768}
 769
 770static inline int enic_queue_wq_skb(struct enic *enic,
 771	struct vnic_wq *wq, struct sk_buff *skb)
 772{
 773	unsigned int mss = skb_shinfo(skb)->gso_size;
 774	unsigned int vlan_tag = 0;
 775	int vlan_tag_insert = 0;
 776	int loopback = 0;
 777	int err;
 778
 779	if (skb_vlan_tag_present(skb)) {
 780		/* VLAN tag from trunking driver */
 781		vlan_tag_insert = 1;
 782		vlan_tag = skb_vlan_tag_get(skb);
 
 783	} else if (enic->loop_enable) {
 784		vlan_tag = enic->loop_tag;
 785		loopback = 1;
 786	}
 787
 788	if (mss)
 789		err = enic_queue_wq_skb_tso(enic, wq, skb, mss,
 790					    vlan_tag_insert, vlan_tag,
 791					    loopback);
 792	else if (skb->encapsulation)
 793		err = enic_queue_wq_skb_encap(enic, wq, skb, vlan_tag_insert,
 794					      vlan_tag, loopback);
 795	else if	(skb->ip_summed == CHECKSUM_PARTIAL)
 796		err = enic_queue_wq_skb_csum_l4(enic, wq, skb, vlan_tag_insert,
 797						vlan_tag, loopback);
 798	else
 799		err = enic_queue_wq_skb_vlan(enic, wq, skb, vlan_tag_insert,
 800					     vlan_tag, loopback);
 801	if (unlikely(err)) {
 802		struct vnic_wq_buf *buf;
 803
 804		buf = wq->to_use->prev;
 805		/* while not EOP of previous pkt && queue not empty.
 806		 * For all non EOP bufs, os_buf is NULL.
 807		 */
 808		while (!buf->os_buf && (buf->next != wq->to_clean)) {
 809			enic_free_wq_buf(wq, buf);
 810			wq->ring.desc_avail++;
 811			buf = buf->prev;
 812		}
 813		wq->to_use = buf->next;
 814		dev_kfree_skb(skb);
 815	}
 816	return err;
 817}
 818
 819/* netif_tx_lock held, process context with BHs disabled, or BH */
 820static netdev_tx_t enic_hard_start_xmit(struct sk_buff *skb,
 821	struct net_device *netdev)
 822{
 823	struct enic *enic = netdev_priv(netdev);
 824	struct vnic_wq *wq;
 825	unsigned int txq_map;
 826	struct netdev_queue *txq;
 827
 
 
 
 828	if (skb->len <= 0) {
 829		dev_kfree_skb_any(skb);
 
 830		return NETDEV_TX_OK;
 831	}
 832
 833	txq_map = skb_get_queue_mapping(skb) % enic->wq_count;
 834	wq = &enic->wq[txq_map];
 835	txq = netdev_get_tx_queue(netdev, txq_map);
 836
 837	/* Non-TSO sends must fit within ENIC_NON_TSO_MAX_DESC descs,
 838	 * which is very likely.  In the off chance it's going to take
 839	 * more than * ENIC_NON_TSO_MAX_DESC, linearize the skb.
 840	 */
 841
 842	if (skb_shinfo(skb)->gso_size == 0 &&
 843	    skb_shinfo(skb)->nr_frags + 1 > ENIC_NON_TSO_MAX_DESC &&
 844	    skb_linearize(skb)) {
 845		dev_kfree_skb_any(skb);
 
 846		return NETDEV_TX_OK;
 847	}
 848
 849	spin_lock(&enic->wq_lock[txq_map]);
 850
 851	if (vnic_wq_desc_avail(wq) <
 852	    skb_shinfo(skb)->nr_frags + ENIC_DESC_MAX_SPLITS) {
 853		netif_tx_stop_queue(txq);
 854		/* This is a hard error, log it */
 855		netdev_err(netdev, "BUG! Tx ring full when queue awake!\n");
 856		spin_unlock(&enic->wq_lock[txq_map]);
 
 857		return NETDEV_TX_BUSY;
 858	}
 859
 860	if (enic_queue_wq_skb(enic, wq, skb))
 861		goto error;
 862
 863	if (vnic_wq_desc_avail(wq) < MAX_SKB_FRAGS + ENIC_DESC_MAX_SPLITS)
 864		netif_tx_stop_queue(txq);
 
 
 865	skb_tx_timestamp(skb);
 866	if (!netdev_xmit_more() || netif_xmit_stopped(txq))
 867		vnic_wq_doorbell(wq);
 868
 869error:
 870	spin_unlock(&enic->wq_lock[txq_map]);
 871
 872	return NETDEV_TX_OK;
 873}
 874
 875/* dev_base_lock rwlock held, nominally process context */
 876static void enic_get_stats(struct net_device *netdev,
 877			   struct rtnl_link_stats64 *net_stats)
 878{
 879	struct enic *enic = netdev_priv(netdev);
 880	struct vnic_stats *stats;
 
 
 881	int err;
 
 882
 883	err = enic_dev_stats_dump(enic, &stats);
 884	/* return only when dma_alloc_coherent fails in vnic_dev_stats_dump
 885	 * For other failures, like devcmd failure, we return previously
 886	 * recorded stats.
 887	 */
 888	if (err == -ENOMEM)
 889		return;
 890
 891	net_stats->tx_packets = stats->tx.tx_frames_ok;
 892	net_stats->tx_bytes = stats->tx.tx_bytes_ok;
 893	net_stats->tx_errors = stats->tx.tx_errors;
 894	net_stats->tx_dropped = stats->tx.tx_drops;
 895
 896	net_stats->rx_packets = stats->rx.rx_frames_ok;
 897	net_stats->rx_bytes = stats->rx.rx_bytes_ok;
 898	net_stats->rx_errors = stats->rx.rx_errors;
 899	net_stats->multicast = stats->rx.rx_multicast_frames_ok;
 900	net_stats->rx_over_errors = enic->rq_truncated_pkts;
 901	net_stats->rx_crc_errors = enic->rq_bad_fcs;
 
 
 
 
 
 
 
 
 
 902	net_stats->rx_dropped = stats->rx.rx_no_bufs + stats->rx.rx_drop;
 903}
 904
 905static int enic_mc_sync(struct net_device *netdev, const u8 *mc_addr)
 906{
 907	struct enic *enic = netdev_priv(netdev);
 908
 909	if (enic->mc_count == ENIC_MULTICAST_PERFECT_FILTERS) {
 910		unsigned int mc_count = netdev_mc_count(netdev);
 911
 912		netdev_warn(netdev, "Registering only %d out of %d multicast addresses\n",
 913			    ENIC_MULTICAST_PERFECT_FILTERS, mc_count);
 914
 915		return -ENOSPC;
 916	}
 917
 918	enic_dev_add_addr(enic, mc_addr);
 919	enic->mc_count++;
 920
 921	return 0;
 922}
 923
 924static int enic_mc_unsync(struct net_device *netdev, const u8 *mc_addr)
 925{
 926	struct enic *enic = netdev_priv(netdev);
 927
 928	enic_dev_del_addr(enic, mc_addr);
 929	enic->mc_count--;
 930
 931	return 0;
 932}
 933
 934static int enic_uc_sync(struct net_device *netdev, const u8 *uc_addr)
 935{
 936	struct enic *enic = netdev_priv(netdev);
 937
 938	if (enic->uc_count == ENIC_UNICAST_PERFECT_FILTERS) {
 939		unsigned int uc_count = netdev_uc_count(netdev);
 940
 941		netdev_warn(netdev, "Registering only %d out of %d unicast addresses\n",
 942			    ENIC_UNICAST_PERFECT_FILTERS, uc_count);
 943
 944		return -ENOSPC;
 945	}
 946
 947	enic_dev_add_addr(enic, uc_addr);
 948	enic->uc_count++;
 949
 950	return 0;
 951}
 952
 953static int enic_uc_unsync(struct net_device *netdev, const u8 *uc_addr)
 954{
 955	struct enic *enic = netdev_priv(netdev);
 956
 957	enic_dev_del_addr(enic, uc_addr);
 958	enic->uc_count--;
 959
 960	return 0;
 961}
 962
 963void enic_reset_addr_lists(struct enic *enic)
 964{
 965	struct net_device *netdev = enic->netdev;
 966
 967	__dev_uc_unsync(netdev, NULL);
 968	__dev_mc_unsync(netdev, NULL);
 969
 970	enic->mc_count = 0;
 971	enic->uc_count = 0;
 972	enic->flags = 0;
 973}
 974
 975static int enic_set_mac_addr(struct net_device *netdev, char *addr)
 976{
 977	struct enic *enic = netdev_priv(netdev);
 978
 979	if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic)) {
 980		if (!is_valid_ether_addr(addr) && !is_zero_ether_addr(addr))
 981			return -EADDRNOTAVAIL;
 982	} else {
 983		if (!is_valid_ether_addr(addr))
 984			return -EADDRNOTAVAIL;
 985	}
 986
 987	eth_hw_addr_set(netdev, addr);
 988
 989	return 0;
 990}
 991
 992static int enic_set_mac_address_dynamic(struct net_device *netdev, void *p)
 993{
 994	struct enic *enic = netdev_priv(netdev);
 995	struct sockaddr *saddr = p;
 996	char *addr = saddr->sa_data;
 997	int err;
 998
 999	if (netif_running(enic->netdev)) {
1000		err = enic_dev_del_station_addr(enic);
1001		if (err)
1002			return err;
1003	}
1004
1005	err = enic_set_mac_addr(netdev, addr);
1006	if (err)
1007		return err;
1008
1009	if (netif_running(enic->netdev)) {
1010		err = enic_dev_add_station_addr(enic);
1011		if (err)
1012			return err;
1013	}
1014
1015	return err;
1016}
1017
1018static int enic_set_mac_address(struct net_device *netdev, void *p)
1019{
1020	struct sockaddr *saddr = p;
1021	char *addr = saddr->sa_data;
1022	struct enic *enic = netdev_priv(netdev);
1023	int err;
1024
1025	err = enic_dev_del_station_addr(enic);
1026	if (err)
1027		return err;
1028
1029	err = enic_set_mac_addr(netdev, addr);
1030	if (err)
1031		return err;
1032
1033	return enic_dev_add_station_addr(enic);
1034}
1035
1036/* netif_tx_lock held, BHs disabled */
1037static void enic_set_rx_mode(struct net_device *netdev)
1038{
1039	struct enic *enic = netdev_priv(netdev);
1040	int directed = 1;
1041	int multicast = (netdev->flags & IFF_MULTICAST) ? 1 : 0;
1042	int broadcast = (netdev->flags & IFF_BROADCAST) ? 1 : 0;
1043	int promisc = (netdev->flags & IFF_PROMISC) ||
1044		netdev_uc_count(netdev) > ENIC_UNICAST_PERFECT_FILTERS;
1045	int allmulti = (netdev->flags & IFF_ALLMULTI) ||
1046		netdev_mc_count(netdev) > ENIC_MULTICAST_PERFECT_FILTERS;
1047	unsigned int flags = netdev->flags |
1048		(allmulti ? IFF_ALLMULTI : 0) |
1049		(promisc ? IFF_PROMISC : 0);
1050
1051	if (enic->flags != flags) {
1052		enic->flags = flags;
1053		enic_dev_packet_filter(enic, directed,
1054			multicast, broadcast, promisc, allmulti);
1055	}
1056
1057	if (!promisc) {
1058		__dev_uc_sync(netdev, enic_uc_sync, enic_uc_unsync);
1059		if (!allmulti)
1060			__dev_mc_sync(netdev, enic_mc_sync, enic_mc_unsync);
1061	}
1062}
1063
1064/* netif_tx_lock held, BHs disabled */
1065static void enic_tx_timeout(struct net_device *netdev, unsigned int txqueue)
1066{
1067	struct enic *enic = netdev_priv(netdev);
1068	schedule_work(&enic->tx_hang_reset);
1069}
1070
1071static int enic_set_vf_mac(struct net_device *netdev, int vf, u8 *mac)
1072{
1073	struct enic *enic = netdev_priv(netdev);
1074	struct enic_port_profile *pp;
1075	int err;
1076
1077	ENIC_PP_BY_INDEX(enic, vf, pp, &err);
1078	if (err)
1079		return err;
1080
1081	if (is_valid_ether_addr(mac) || is_zero_ether_addr(mac)) {
1082		if (vf == PORT_SELF_VF) {
1083			memcpy(pp->vf_mac, mac, ETH_ALEN);
1084			return 0;
1085		} else {
1086			/*
1087			 * For sriov vf's set the mac in hw
1088			 */
1089			ENIC_DEVCMD_PROXY_BY_INDEX(vf, err, enic,
1090				vnic_dev_set_mac_addr, mac);
1091			return enic_dev_status_to_errno(err);
1092		}
1093	} else
1094		return -EINVAL;
1095}
1096
1097static int enic_set_vf_port(struct net_device *netdev, int vf,
1098	struct nlattr *port[])
1099{
1100	static const u8 zero_addr[ETH_ALEN] = {};
1101	struct enic *enic = netdev_priv(netdev);
1102	struct enic_port_profile prev_pp;
1103	struct enic_port_profile *pp;
1104	int err = 0, restore_pp = 1;
1105
1106	ENIC_PP_BY_INDEX(enic, vf, pp, &err);
1107	if (err)
1108		return err;
1109
1110	if (!port[IFLA_PORT_REQUEST])
1111		return -EOPNOTSUPP;
1112
1113	memcpy(&prev_pp, pp, sizeof(*enic->pp));
1114	memset(pp, 0, sizeof(*enic->pp));
1115
1116	pp->set |= ENIC_SET_REQUEST;
1117	pp->request = nla_get_u8(port[IFLA_PORT_REQUEST]);
1118
1119	if (port[IFLA_PORT_PROFILE]) {
 
 
 
 
1120		pp->set |= ENIC_SET_NAME;
1121		memcpy(pp->name, nla_data(port[IFLA_PORT_PROFILE]),
1122			PORT_PROFILE_MAX);
1123	}
1124
1125	if (port[IFLA_PORT_INSTANCE_UUID]) {
 
 
 
 
1126		pp->set |= ENIC_SET_INSTANCE;
1127		memcpy(pp->instance_uuid,
1128			nla_data(port[IFLA_PORT_INSTANCE_UUID]), PORT_UUID_MAX);
1129	}
1130
1131	if (port[IFLA_PORT_HOST_UUID]) {
 
 
 
 
1132		pp->set |= ENIC_SET_HOST;
1133		memcpy(pp->host_uuid,
1134			nla_data(port[IFLA_PORT_HOST_UUID]), PORT_UUID_MAX);
1135	}
1136
1137	if (vf == PORT_SELF_VF) {
1138		/* Special case handling: mac came from IFLA_VF_MAC */
1139		if (!is_zero_ether_addr(prev_pp.vf_mac))
1140			memcpy(pp->mac_addr, prev_pp.vf_mac, ETH_ALEN);
1141
1142		if (is_zero_ether_addr(netdev->dev_addr))
1143			eth_hw_addr_random(netdev);
1144	} else {
1145		/* SR-IOV VF: get mac from adapter */
1146		ENIC_DEVCMD_PROXY_BY_INDEX(vf, err, enic,
1147			vnic_dev_get_mac_addr, pp->mac_addr);
1148		if (err) {
1149			netdev_err(netdev, "Error getting mac for vf %d\n", vf);
1150			memcpy(pp, &prev_pp, sizeof(*pp));
1151			return enic_dev_status_to_errno(err);
1152		}
1153	}
1154
1155	err = enic_process_set_pp_request(enic, vf, &prev_pp, &restore_pp);
1156	if (err) {
1157		if (restore_pp) {
1158			/* Things are still the way they were: Implicit
1159			 * DISASSOCIATE failed
1160			 */
1161			memcpy(pp, &prev_pp, sizeof(*pp));
1162		} else {
1163			memset(pp, 0, sizeof(*pp));
1164			if (vf == PORT_SELF_VF)
1165				eth_hw_addr_set(netdev, zero_addr);
1166		}
1167	} else {
1168		/* Set flag to indicate that the port assoc/disassoc
1169		 * request has been sent out to fw
1170		 */
1171		pp->set |= ENIC_PORT_REQUEST_APPLIED;
1172
1173		/* If DISASSOCIATE, clean up all assigned/saved macaddresses */
1174		if (pp->request == PORT_REQUEST_DISASSOCIATE) {
1175			eth_zero_addr(pp->mac_addr);
1176			if (vf == PORT_SELF_VF)
1177				eth_hw_addr_set(netdev, zero_addr);
1178		}
1179	}
1180
1181	if (vf == PORT_SELF_VF)
1182		eth_zero_addr(pp->vf_mac);
1183
1184	return err;
1185}
1186
1187static int enic_get_vf_port(struct net_device *netdev, int vf,
1188	struct sk_buff *skb)
1189{
1190	struct enic *enic = netdev_priv(netdev);
1191	u16 response = PORT_PROFILE_RESPONSE_SUCCESS;
1192	struct enic_port_profile *pp;
1193	int err;
1194
1195	ENIC_PP_BY_INDEX(enic, vf, pp, &err);
1196	if (err)
1197		return err;
1198
1199	if (!(pp->set & ENIC_PORT_REQUEST_APPLIED))
1200		return -ENODATA;
1201
1202	err = enic_process_get_pp_request(enic, vf, pp->request, &response);
1203	if (err)
1204		return err;
1205
1206	if (nla_put_u16(skb, IFLA_PORT_REQUEST, pp->request) ||
1207	    nla_put_u16(skb, IFLA_PORT_RESPONSE, response) ||
1208	    ((pp->set & ENIC_SET_NAME) &&
1209	     nla_put(skb, IFLA_PORT_PROFILE, PORT_PROFILE_MAX, pp->name)) ||
1210	    ((pp->set & ENIC_SET_INSTANCE) &&
1211	     nla_put(skb, IFLA_PORT_INSTANCE_UUID, PORT_UUID_MAX,
1212		     pp->instance_uuid)) ||
1213	    ((pp->set & ENIC_SET_HOST) &&
1214	     nla_put(skb, IFLA_PORT_HOST_UUID, PORT_UUID_MAX, pp->host_uuid)))
1215		goto nla_put_failure;
1216	return 0;
1217
1218nla_put_failure:
1219	return -EMSGSIZE;
1220}
1221
1222static void enic_free_rq_buf(struct vnic_rq *rq, struct vnic_rq_buf *buf)
1223{
1224	struct enic *enic = vnic_dev_priv(rq->vdev);
1225
1226	if (!buf->os_buf)
1227		return;
1228
1229	dma_unmap_single(&enic->pdev->dev, buf->dma_addr, buf->len,
1230			 DMA_FROM_DEVICE);
1231	dev_kfree_skb_any(buf->os_buf);
1232	buf->os_buf = NULL;
1233}
1234
1235static int enic_rq_alloc_buf(struct vnic_rq *rq)
1236{
1237	struct enic *enic = vnic_dev_priv(rq->vdev);
1238	struct net_device *netdev = enic->netdev;
1239	struct sk_buff *skb;
1240	unsigned int len = netdev->mtu + VLAN_ETH_HLEN;
1241	unsigned int os_buf_index = 0;
1242	dma_addr_t dma_addr;
1243	struct vnic_rq_buf *buf = rq->to_use;
1244
1245	if (buf->os_buf) {
1246		enic_queue_rq_desc(rq, buf->os_buf, os_buf_index, buf->dma_addr,
1247				   buf->len);
1248
1249		return 0;
1250	}
1251	skb = netdev_alloc_skb_ip_align(netdev, len);
1252	if (!skb)
 
1253		return -ENOMEM;
 
1254
1255	dma_addr = dma_map_single(&enic->pdev->dev, skb->data, len,
1256				  DMA_FROM_DEVICE);
1257	if (unlikely(enic_dma_map_check(enic, dma_addr))) {
1258		dev_kfree_skb(skb);
1259		return -ENOMEM;
1260	}
1261
1262	enic_queue_rq_desc(rq, skb, os_buf_index,
1263		dma_addr, len);
1264
1265	return 0;
1266}
1267
1268static void enic_intr_update_pkt_size(struct vnic_rx_bytes_counter *pkt_size,
1269				      u32 pkt_len)
1270{
1271	if (ENIC_LARGE_PKT_THRESHOLD <= pkt_len)
1272		pkt_size->large_pkt_bytes_cnt += pkt_len;
1273	else
1274		pkt_size->small_pkt_bytes_cnt += pkt_len;
1275}
1276
1277static bool enic_rxcopybreak(struct net_device *netdev, struct sk_buff **skb,
1278			     struct vnic_rq_buf *buf, u16 len)
1279{
1280	struct enic *enic = netdev_priv(netdev);
1281	struct sk_buff *new_skb;
1282
1283	if (len > enic->rx_copybreak)
1284		return false;
1285	new_skb = netdev_alloc_skb_ip_align(netdev, len);
1286	if (!new_skb)
1287		return false;
1288	dma_sync_single_for_cpu(&enic->pdev->dev, buf->dma_addr, len,
1289				DMA_FROM_DEVICE);
1290	memcpy(new_skb->data, (*skb)->data, len);
1291	*skb = new_skb;
1292
1293	return true;
1294}
1295
1296static void enic_rq_indicate_buf(struct vnic_rq *rq,
1297	struct cq_desc *cq_desc, struct vnic_rq_buf *buf,
1298	int skipped, void *opaque)
1299{
1300	struct enic *enic = vnic_dev_priv(rq->vdev);
1301	struct net_device *netdev = enic->netdev;
1302	struct sk_buff *skb;
1303	struct vnic_cq *cq = &enic->cq[enic_cq_rq(enic, rq->index)];
 
1304
1305	u8 type, color, eop, sop, ingress_port, vlan_stripped;
1306	u8 fcoe, fcoe_sof, fcoe_fc_crc_ok, fcoe_enc_error, fcoe_eof;
1307	u8 tcp_udp_csum_ok, udp, tcp, ipv4_csum_ok;
1308	u8 ipv6, ipv4, ipv4_fragment, fcs_ok, rss_type, csum_not_calc;
1309	u8 packet_error;
1310	u16 q_number, completed_index, bytes_written, vlan_tci, checksum;
1311	u32 rss_hash;
1312	bool outer_csum_ok = true, encap = false;
1313
1314	if (skipped)
 
 
1315		return;
 
1316
1317	skb = buf->os_buf;
1318
1319	cq_enet_rq_desc_dec((struct cq_enet_rq_desc *)cq_desc,
1320		&type, &color, &q_number, &completed_index,
1321		&ingress_port, &fcoe, &eop, &sop, &rss_type,
1322		&csum_not_calc, &rss_hash, &bytes_written,
1323		&packet_error, &vlan_stripped, &vlan_tci, &checksum,
1324		&fcoe_sof, &fcoe_fc_crc_ok, &fcoe_enc_error,
1325		&fcoe_eof, &tcp_udp_csum_ok, &udp, &tcp,
1326		&ipv4_csum_ok, &ipv6, &ipv4, &ipv4_fragment,
1327		&fcs_ok);
1328
1329	if (packet_error) {
1330
1331		if (!fcs_ok) {
1332			if (bytes_written > 0)
1333				enic->rq_bad_fcs++;
1334			else if (bytes_written == 0)
1335				enic->rq_truncated_pkts++;
1336		}
1337
1338		dma_unmap_single(&enic->pdev->dev, buf->dma_addr, buf->len,
1339				 DMA_FROM_DEVICE);
1340		dev_kfree_skb_any(skb);
1341		buf->os_buf = NULL;
1342
1343		return;
1344	}
1345
1346	if (eop && bytes_written > 0) {
1347
1348		/* Good receive
1349		 */
1350
1351		if (!enic_rxcopybreak(netdev, &skb, buf, bytes_written)) {
1352			buf->os_buf = NULL;
1353			dma_unmap_single(&enic->pdev->dev, buf->dma_addr,
1354					 buf->len, DMA_FROM_DEVICE);
1355		}
1356		prefetch(skb->data - NET_IP_ALIGN);
1357
1358		skb_put(skb, bytes_written);
1359		skb->protocol = eth_type_trans(skb, netdev);
1360		skb_record_rx_queue(skb, q_number);
1361		if ((netdev->features & NETIF_F_RXHASH) && rss_hash &&
1362		    (type == 3)) {
1363			switch (rss_type) {
1364			case CQ_ENET_RQ_DESC_RSS_TYPE_TCP_IPv4:
1365			case CQ_ENET_RQ_DESC_RSS_TYPE_TCP_IPv6:
1366			case CQ_ENET_RQ_DESC_RSS_TYPE_TCP_IPv6_EX:
1367				skb_set_hash(skb, rss_hash, PKT_HASH_TYPE_L4);
 
1368				break;
1369			case CQ_ENET_RQ_DESC_RSS_TYPE_IPv4:
1370			case CQ_ENET_RQ_DESC_RSS_TYPE_IPv6:
1371			case CQ_ENET_RQ_DESC_RSS_TYPE_IPv6_EX:
1372				skb_set_hash(skb, rss_hash, PKT_HASH_TYPE_L3);
 
1373				break;
1374			}
1375		}
1376		if (enic->vxlan.vxlan_udp_port_number) {
1377			switch (enic->vxlan.patch_level) {
1378			case 0:
1379				if (fcoe) {
1380					encap = true;
1381					outer_csum_ok = fcoe_fc_crc_ok;
1382				}
1383				break;
1384			case 2:
1385				if ((type == 7) &&
1386				    (rss_hash & BIT(0))) {
1387					encap = true;
1388					outer_csum_ok = (rss_hash & BIT(1)) &&
1389							(rss_hash & BIT(2));
1390				}
1391				break;
1392			}
1393		}
1394
1395		/* Hardware does not provide whole packet checksum. It only
1396		 * provides pseudo checksum. Since hw validates the packet
1397		 * checksum but not provide us the checksum value. use
1398		 * CHECSUM_UNNECESSARY.
1399		 *
1400		 * In case of encap pkt tcp_udp_csum_ok/tcp_udp_csum_ok is
1401		 * inner csum_ok. outer_csum_ok is set by hw when outer udp
1402		 * csum is correct or is zero.
1403		 */
1404		if ((netdev->features & NETIF_F_RXCSUM) && !csum_not_calc &&
1405		    tcp_udp_csum_ok && outer_csum_ok &&
1406		    (ipv4_csum_ok || ipv6)) {
1407			skb->ip_summed = CHECKSUM_UNNECESSARY;
1408			skb->csum_level = encap;
 
 
 
 
1409		}
1410
1411		if (vlan_stripped)
1412			__vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), vlan_tci);
1413
 
1414		skb_mark_napi_id(skb, &enic->napi[rq->index]);
1415		if (!(netdev->features & NETIF_F_GRO))
1416			netif_receive_skb(skb);
1417		else
1418			napi_gro_receive(&enic->napi[q_number], skb);
1419		if (enic->rx_coalesce_setting.use_adaptive_rx_coalesce)
1420			enic_intr_update_pkt_size(&cq->pkt_size_counter,
1421						  bytes_written);
1422	} else {
1423
1424		/* Buffer overflow
1425		 */
1426
1427		dma_unmap_single(&enic->pdev->dev, buf->dma_addr, buf->len,
1428				 DMA_FROM_DEVICE);
1429		dev_kfree_skb_any(skb);
1430		buf->os_buf = NULL;
1431	}
1432}
1433
1434static int enic_rq_service(struct vnic_dev *vdev, struct cq_desc *cq_desc,
1435	u8 type, u16 q_number, u16 completed_index, void *opaque)
1436{
1437	struct enic *enic = vnic_dev_priv(vdev);
1438
1439	vnic_rq_service(&enic->rq[q_number], cq_desc,
1440		completed_index, VNIC_RQ_RETURN_DESC,
1441		enic_rq_indicate_buf, opaque);
1442
1443	return 0;
1444}
1445
1446static void enic_set_int_moderation(struct enic *enic, struct vnic_rq *rq)
1447{
1448	unsigned int intr = enic_msix_rq_intr(enic, rq->index);
1449	struct vnic_cq *cq = &enic->cq[enic_cq_rq(enic, rq->index)];
1450	u32 timer = cq->tobe_rx_coal_timeval;
1451
1452	if (cq->tobe_rx_coal_timeval != cq->cur_rx_coal_timeval) {
1453		vnic_intr_coalescing_timer_set(&enic->intr[intr], timer);
1454		cq->cur_rx_coal_timeval = cq->tobe_rx_coal_timeval;
1455	}
1456}
1457
1458static void enic_calc_int_moderation(struct enic *enic, struct vnic_rq *rq)
1459{
1460	struct enic_rx_coal *rx_coal = &enic->rx_coalesce_setting;
1461	struct vnic_cq *cq = &enic->cq[enic_cq_rq(enic, rq->index)];
1462	struct vnic_rx_bytes_counter *pkt_size_counter = &cq->pkt_size_counter;
1463	int index;
1464	u32 timer;
1465	u32 range_start;
1466	u32 traffic;
1467	u64 delta;
1468	ktime_t now = ktime_get();
1469
1470	delta = ktime_us_delta(now, cq->prev_ts);
1471	if (delta < ENIC_AIC_TS_BREAK)
1472		return;
1473	cq->prev_ts = now;
1474
1475	traffic = pkt_size_counter->large_pkt_bytes_cnt +
1476		  pkt_size_counter->small_pkt_bytes_cnt;
1477	/* The table takes Mbps
1478	 * traffic *= 8    => bits
1479	 * traffic *= (10^6 / delta)    => bps
1480	 * traffic /= 10^6     => Mbps
1481	 *
1482	 * Combining, traffic *= (8 / delta)
1483	 */
1484
1485	traffic <<= 3;
1486	traffic = delta > UINT_MAX ? 0 : traffic / (u32)delta;
1487
1488	for (index = 0; index < ENIC_MAX_COALESCE_TIMERS; index++)
1489		if (traffic < mod_table[index].rx_rate)
1490			break;
1491	range_start = (pkt_size_counter->small_pkt_bytes_cnt >
1492		       pkt_size_counter->large_pkt_bytes_cnt << 1) ?
1493		      rx_coal->small_pkt_range_start :
1494		      rx_coal->large_pkt_range_start;
1495	timer = range_start + ((rx_coal->range_end - range_start) *
1496			       mod_table[index].range_percent / 100);
1497	/* Damping */
1498	cq->tobe_rx_coal_timeval = (timer + cq->tobe_rx_coal_timeval) >> 1;
1499
1500	pkt_size_counter->large_pkt_bytes_cnt = 0;
1501	pkt_size_counter->small_pkt_bytes_cnt = 0;
1502}
1503
1504static int enic_poll(struct napi_struct *napi, int budget)
1505{
1506	struct net_device *netdev = napi->dev;
1507	struct enic *enic = netdev_priv(netdev);
1508	unsigned int cq_rq = enic_cq_rq(enic, 0);
1509	unsigned int cq_wq = enic_cq_wq(enic, 0);
1510	unsigned int intr = ENIC_LEGACY_IO_INTR;
1511	unsigned int rq_work_to_do = budget;
1512	unsigned int wq_work_to_do = ENIC_WQ_NAPI_BUDGET;
1513	unsigned int  work_done, rq_work_done = 0, wq_work_done;
1514	int err;
1515
1516	wq_work_done = vnic_cq_service(&enic->cq[cq_wq], wq_work_to_do,
1517				       enic_wq_service, NULL);
1518
1519	if (budget > 0)
1520		rq_work_done = vnic_cq_service(&enic->cq[cq_rq],
1521			rq_work_to_do, enic_rq_service, NULL);
1522
1523	/* Accumulate intr event credits for this polling
1524	 * cycle.  An intr event is the completion of a
1525	 * a WQ or RQ packet.
1526	 */
1527
1528	work_done = rq_work_done + wq_work_done;
1529
1530	if (work_done > 0)
1531		vnic_intr_return_credits(&enic->intr[intr],
1532			work_done,
1533			0 /* don't unmask intr */,
1534			0 /* don't reset intr timer */);
1535
1536	err = vnic_rq_fill(&enic->rq[0], enic_rq_alloc_buf);
1537
1538	/* Buffer allocation failed. Stay in polling
1539	 * mode so we can try to fill the ring again.
1540	 */
1541
1542	if (err)
1543		rq_work_done = rq_work_to_do;
1544	if (enic->rx_coalesce_setting.use_adaptive_rx_coalesce)
1545		/* Call the function which refreshes the intr coalescing timer
1546		 * value based on the traffic.
1547		 */
1548		enic_calc_int_moderation(enic, &enic->rq[0]);
1549
1550	if ((rq_work_done < budget) && napi_complete_done(napi, rq_work_done)) {
1551
1552		/* Some work done, but not enough to stay in polling,
1553		 * exit polling
1554		 */
1555
1556		if (enic->rx_coalesce_setting.use_adaptive_rx_coalesce)
1557			enic_set_int_moderation(enic, &enic->rq[0]);
1558		vnic_intr_unmask(&enic->intr[intr]);
 
 
 
1559	}
1560
1561	return rq_work_done;
1562}
1563
1564#ifdef CONFIG_RFS_ACCEL
1565static void enic_free_rx_cpu_rmap(struct enic *enic)
1566{
1567	free_irq_cpu_rmap(enic->netdev->rx_cpu_rmap);
1568	enic->netdev->rx_cpu_rmap = NULL;
1569}
1570
1571static void enic_set_rx_cpu_rmap(struct enic *enic)
1572{
1573	int i, res;
1574
1575	if (vnic_dev_get_intr_mode(enic->vdev) == VNIC_DEV_INTR_MODE_MSIX) {
1576		enic->netdev->rx_cpu_rmap = alloc_irq_cpu_rmap(enic->rq_count);
1577		if (unlikely(!enic->netdev->rx_cpu_rmap))
1578			return;
1579		for (i = 0; i < enic->rq_count; i++) {
1580			res = irq_cpu_rmap_add(enic->netdev->rx_cpu_rmap,
1581					       enic->msix_entry[i].vector);
1582			if (unlikely(res)) {
1583				enic_free_rx_cpu_rmap(enic);
1584				return;
1585			}
1586		}
1587	}
1588}
1589
1590#else
1591
1592static void enic_free_rx_cpu_rmap(struct enic *enic)
1593{
1594}
1595
1596static void enic_set_rx_cpu_rmap(struct enic *enic)
1597{
1598}
1599
1600#endif /* CONFIG_RFS_ACCEL */
1601
1602static int enic_poll_msix_wq(struct napi_struct *napi, int budget)
1603{
1604	struct net_device *netdev = napi->dev;
1605	struct enic *enic = netdev_priv(netdev);
1606	unsigned int wq_index = (napi - &enic->napi[0]) - enic->rq_count;
1607	struct vnic_wq *wq = &enic->wq[wq_index];
1608	unsigned int cq;
1609	unsigned int intr;
1610	unsigned int wq_work_to_do = ENIC_WQ_NAPI_BUDGET;
1611	unsigned int wq_work_done;
1612	unsigned int wq_irq;
1613
1614	wq_irq = wq->index;
1615	cq = enic_cq_wq(enic, wq_irq);
1616	intr = enic_msix_wq_intr(enic, wq_irq);
1617	wq_work_done = vnic_cq_service(&enic->cq[cq], wq_work_to_do,
1618				       enic_wq_service, NULL);
1619
1620	vnic_intr_return_credits(&enic->intr[intr], wq_work_done,
1621				 0 /* don't unmask intr */,
1622				 1 /* reset intr timer */);
1623	if (!wq_work_done) {
1624		napi_complete(napi);
1625		vnic_intr_unmask(&enic->intr[intr]);
1626		return 0;
1627	}
1628
1629	return budget;
1630}
1631
1632static int enic_poll_msix_rq(struct napi_struct *napi, int budget)
1633{
1634	struct net_device *netdev = napi->dev;
1635	struct enic *enic = netdev_priv(netdev);
1636	unsigned int rq = (napi - &enic->napi[0]);
1637	unsigned int cq = enic_cq_rq(enic, rq);
1638	unsigned int intr = enic_msix_rq_intr(enic, rq);
1639	unsigned int work_to_do = budget;
1640	unsigned int work_done = 0;
1641	int err;
1642
1643	/* Service RQ
1644	 */
1645
1646	if (budget > 0)
1647		work_done = vnic_cq_service(&enic->cq[cq],
1648			work_to_do, enic_rq_service, NULL);
1649
1650	/* Return intr event credits for this polling
1651	 * cycle.  An intr event is the completion of a
1652	 * RQ packet.
1653	 */
1654
1655	if (work_done > 0)
1656		vnic_intr_return_credits(&enic->intr[intr],
1657			work_done,
1658			0 /* don't unmask intr */,
1659			0 /* don't reset intr timer */);
1660
1661	err = vnic_rq_fill(&enic->rq[rq], enic_rq_alloc_buf);
1662
1663	/* Buffer allocation failed. Stay in polling mode
1664	 * so we can try to fill the ring again.
1665	 */
1666
1667	if (err)
1668		work_done = work_to_do;
1669	if (enic->rx_coalesce_setting.use_adaptive_rx_coalesce)
1670		/* Call the function which refreshes the intr coalescing timer
1671		 * value based on the traffic.
1672		 */
1673		enic_calc_int_moderation(enic, &enic->rq[rq]);
1674
1675	if ((work_done < budget) && napi_complete_done(napi, work_done)) {
1676
1677		/* Some work done, but not enough to stay in polling,
1678		 * exit polling
1679		 */
1680
1681		if (enic->rx_coalesce_setting.use_adaptive_rx_coalesce)
1682			enic_set_int_moderation(enic, &enic->rq[rq]);
1683		vnic_intr_unmask(&enic->intr[intr]);
 
 
 
1684	}
1685
1686	return work_done;
1687}
1688
1689static void enic_notify_timer(struct timer_list *t)
1690{
1691	struct enic *enic = from_timer(enic, t, notify_timer);
1692
1693	enic_notify_check(enic);
1694
1695	mod_timer(&enic->notify_timer,
1696		round_jiffies(jiffies + ENIC_NOTIFY_TIMER_PERIOD));
1697}
1698
1699static void enic_free_intr(struct enic *enic)
1700{
1701	struct net_device *netdev = enic->netdev;
1702	unsigned int i;
1703
1704	enic_free_rx_cpu_rmap(enic);
1705	switch (vnic_dev_get_intr_mode(enic->vdev)) {
1706	case VNIC_DEV_INTR_MODE_INTX:
1707		free_irq(enic->pdev->irq, netdev);
1708		break;
1709	case VNIC_DEV_INTR_MODE_MSI:
1710		free_irq(enic->pdev->irq, enic);
1711		break;
1712	case VNIC_DEV_INTR_MODE_MSIX:
1713		for (i = 0; i < ARRAY_SIZE(enic->msix); i++)
1714			if (enic->msix[i].requested)
1715				free_irq(enic->msix_entry[i].vector,
1716					enic->msix[i].devid);
1717		break;
1718	default:
1719		break;
1720	}
1721}
1722
1723static int enic_request_intr(struct enic *enic)
1724{
1725	struct net_device *netdev = enic->netdev;
1726	unsigned int i, intr;
1727	int err = 0;
1728
1729	enic_set_rx_cpu_rmap(enic);
1730	switch (vnic_dev_get_intr_mode(enic->vdev)) {
1731
1732	case VNIC_DEV_INTR_MODE_INTX:
1733
1734		err = request_irq(enic->pdev->irq, enic_isr_legacy,
1735			IRQF_SHARED, netdev->name, netdev);
1736		break;
1737
1738	case VNIC_DEV_INTR_MODE_MSI:
1739
1740		err = request_irq(enic->pdev->irq, enic_isr_msi,
1741			0, netdev->name, enic);
1742		break;
1743
1744	case VNIC_DEV_INTR_MODE_MSIX:
1745
1746		for (i = 0; i < enic->rq_count; i++) {
1747			intr = enic_msix_rq_intr(enic, i);
1748			snprintf(enic->msix[intr].devname,
1749				sizeof(enic->msix[intr].devname),
1750				"%s-rx-%u", netdev->name, i);
1751			enic->msix[intr].isr = enic_isr_msix;
1752			enic->msix[intr].devid = &enic->napi[i];
1753		}
1754
1755		for (i = 0; i < enic->wq_count; i++) {
1756			int wq = enic_cq_wq(enic, i);
1757
1758			intr = enic_msix_wq_intr(enic, i);
1759			snprintf(enic->msix[intr].devname,
1760				sizeof(enic->msix[intr].devname),
1761				"%s-tx-%u", netdev->name, i);
1762			enic->msix[intr].isr = enic_isr_msix;
1763			enic->msix[intr].devid = &enic->napi[wq];
1764		}
1765
1766		intr = enic_msix_err_intr(enic);
1767		snprintf(enic->msix[intr].devname,
1768			sizeof(enic->msix[intr].devname),
1769			"%s-err", netdev->name);
1770		enic->msix[intr].isr = enic_isr_msix_err;
1771		enic->msix[intr].devid = enic;
1772
1773		intr = enic_msix_notify_intr(enic);
1774		snprintf(enic->msix[intr].devname,
1775			sizeof(enic->msix[intr].devname),
1776			"%s-notify", netdev->name);
1777		enic->msix[intr].isr = enic_isr_msix_notify;
1778		enic->msix[intr].devid = enic;
1779
1780		for (i = 0; i < ARRAY_SIZE(enic->msix); i++)
1781			enic->msix[i].requested = 0;
1782
1783		for (i = 0; i < enic->intr_count; i++) {
1784			err = request_irq(enic->msix_entry[i].vector,
1785				enic->msix[i].isr, 0,
1786				enic->msix[i].devname,
1787				enic->msix[i].devid);
1788			if (err) {
1789				enic_free_intr(enic);
1790				break;
1791			}
1792			enic->msix[i].requested = 1;
1793		}
1794
1795		break;
1796
1797	default:
1798		break;
1799	}
1800
1801	return err;
1802}
1803
1804static void enic_synchronize_irqs(struct enic *enic)
1805{
1806	unsigned int i;
1807
1808	switch (vnic_dev_get_intr_mode(enic->vdev)) {
1809	case VNIC_DEV_INTR_MODE_INTX:
1810	case VNIC_DEV_INTR_MODE_MSI:
1811		synchronize_irq(enic->pdev->irq);
1812		break;
1813	case VNIC_DEV_INTR_MODE_MSIX:
1814		for (i = 0; i < enic->intr_count; i++)
1815			synchronize_irq(enic->msix_entry[i].vector);
1816		break;
1817	default:
1818		break;
1819	}
1820}
1821
1822static void enic_set_rx_coal_setting(struct enic *enic)
1823{
1824	unsigned int speed;
1825	int index = -1;
1826	struct enic_rx_coal *rx_coal = &enic->rx_coalesce_setting;
1827
1828	/* 1. Read the link speed from fw
1829	 * 2. Pick the default range for the speed
1830	 * 3. Update it in enic->rx_coalesce_setting
1831	 */
1832	speed = vnic_dev_port_speed(enic->vdev);
1833	if (ENIC_LINK_SPEED_10G < speed)
1834		index = ENIC_LINK_40G_INDEX;
1835	else if (ENIC_LINK_SPEED_4G < speed)
1836		index = ENIC_LINK_10G_INDEX;
1837	else
1838		index = ENIC_LINK_4G_INDEX;
1839
1840	rx_coal->small_pkt_range_start = mod_range[index].small_pkt_range_start;
1841	rx_coal->large_pkt_range_start = mod_range[index].large_pkt_range_start;
1842	rx_coal->range_end = ENIC_RX_COALESCE_RANGE_END;
1843
1844	/* Start with the value provided by UCSM */
1845	for (index = 0; index < enic->rq_count; index++)
1846		enic->cq[index].cur_rx_coal_timeval =
1847				enic->config.intr_timer_usec;
1848
1849	rx_coal->use_adaptive_rx_coalesce = 1;
1850}
1851
1852static int enic_dev_notify_set(struct enic *enic)
1853{
1854	int err;
1855
1856	spin_lock_bh(&enic->devcmd_lock);
1857	switch (vnic_dev_get_intr_mode(enic->vdev)) {
1858	case VNIC_DEV_INTR_MODE_INTX:
1859		err = vnic_dev_notify_set(enic->vdev, ENIC_LEGACY_NOTIFY_INTR);
1860		break;
1861	case VNIC_DEV_INTR_MODE_MSIX:
1862		err = vnic_dev_notify_set(enic->vdev,
1863			enic_msix_notify_intr(enic));
1864		break;
1865	default:
1866		err = vnic_dev_notify_set(enic->vdev, -1 /* no intr */);
1867		break;
1868	}
1869	spin_unlock_bh(&enic->devcmd_lock);
1870
1871	return err;
1872}
1873
1874static void enic_notify_timer_start(struct enic *enic)
1875{
1876	switch (vnic_dev_get_intr_mode(enic->vdev)) {
1877	case VNIC_DEV_INTR_MODE_MSI:
1878		mod_timer(&enic->notify_timer, jiffies);
1879		break;
1880	default:
1881		/* Using intr for notification for INTx/MSI-X */
1882		break;
1883	}
1884}
1885
1886/* rtnl lock is held, process context */
1887static int enic_open(struct net_device *netdev)
1888{
1889	struct enic *enic = netdev_priv(netdev);
1890	unsigned int i;
1891	int err, ret;
1892
1893	err = enic_request_intr(enic);
1894	if (err) {
1895		netdev_err(netdev, "Unable to request irq.\n");
1896		return err;
1897	}
1898	enic_init_affinity_hint(enic);
1899	enic_set_affinity_hint(enic);
1900
1901	err = enic_dev_notify_set(enic);
1902	if (err) {
1903		netdev_err(netdev,
1904			"Failed to alloc notify buffer, aborting.\n");
1905		goto err_out_free_intr;
1906	}
1907
1908	for (i = 0; i < enic->rq_count; i++) {
1909		/* enable rq before updating rq desc */
1910		vnic_rq_enable(&enic->rq[i]);
1911		vnic_rq_fill(&enic->rq[i], enic_rq_alloc_buf);
1912		/* Need at least one buffer on ring to get going */
1913		if (vnic_rq_desc_used(&enic->rq[i]) == 0) {
1914			netdev_err(netdev, "Unable to alloc receive buffers\n");
1915			err = -ENOMEM;
1916			goto err_out_free_rq;
1917		}
1918	}
1919
1920	for (i = 0; i < enic->wq_count; i++)
1921		vnic_wq_enable(&enic->wq[i]);
1922
1923	if (!enic_is_dynamic(enic) && !enic_is_sriov_vf(enic))
1924		enic_dev_add_station_addr(enic);
1925
1926	enic_set_rx_mode(netdev);
1927
1928	netif_tx_wake_all_queues(netdev);
1929
1930	for (i = 0; i < enic->rq_count; i++)
1931		napi_enable(&enic->napi[i]);
1932
1933	if (vnic_dev_get_intr_mode(enic->vdev) == VNIC_DEV_INTR_MODE_MSIX)
1934		for (i = 0; i < enic->wq_count; i++)
1935			napi_enable(&enic->napi[enic_cq_wq(enic, i)]);
1936	enic_dev_enable(enic);
1937
1938	for (i = 0; i < enic->intr_count; i++)
1939		vnic_intr_unmask(&enic->intr[i]);
1940
1941	enic_notify_timer_start(enic);
1942	enic_rfs_timer_start(enic);
1943
1944	return 0;
1945
1946err_out_free_rq:
1947	for (i = 0; i < enic->rq_count; i++) {
1948		ret = vnic_rq_disable(&enic->rq[i]);
1949		if (!ret)
1950			vnic_rq_clean(&enic->rq[i], enic_free_rq_buf);
1951	}
1952	enic_dev_notify_unset(enic);
1953err_out_free_intr:
1954	enic_unset_affinity_hint(enic);
1955	enic_free_intr(enic);
1956
1957	return err;
1958}
1959
1960/* rtnl lock is held, process context */
1961static int enic_stop(struct net_device *netdev)
1962{
1963	struct enic *enic = netdev_priv(netdev);
1964	unsigned int i;
1965	int err;
1966
1967	for (i = 0; i < enic->intr_count; i++) {
1968		vnic_intr_mask(&enic->intr[i]);
1969		(void)vnic_intr_masked(&enic->intr[i]); /* flush write */
1970	}
1971
1972	enic_synchronize_irqs(enic);
1973
1974	del_timer_sync(&enic->notify_timer);
1975	enic_rfs_flw_tbl_free(enic);
1976
1977	enic_dev_disable(enic);
1978
1979	for (i = 0; i < enic->rq_count; i++)
1980		napi_disable(&enic->napi[i]);
1981
1982	netif_carrier_off(netdev);
1983	if (vnic_dev_get_intr_mode(enic->vdev) == VNIC_DEV_INTR_MODE_MSIX)
1984		for (i = 0; i < enic->wq_count; i++)
1985			napi_disable(&enic->napi[enic_cq_wq(enic, i)]);
1986	netif_tx_disable(netdev);
1987
1988	if (!enic_is_dynamic(enic) && !enic_is_sriov_vf(enic))
1989		enic_dev_del_station_addr(enic);
1990
1991	for (i = 0; i < enic->wq_count; i++) {
1992		err = vnic_wq_disable(&enic->wq[i]);
1993		if (err)
1994			return err;
1995	}
1996	for (i = 0; i < enic->rq_count; i++) {
1997		err = vnic_rq_disable(&enic->rq[i]);
1998		if (err)
1999			return err;
2000	}
2001
2002	enic_dev_notify_unset(enic);
2003	enic_unset_affinity_hint(enic);
2004	enic_free_intr(enic);
2005
2006	for (i = 0; i < enic->wq_count; i++)
2007		vnic_wq_clean(&enic->wq[i], enic_free_wq_buf);
2008	for (i = 0; i < enic->rq_count; i++)
2009		vnic_rq_clean(&enic->rq[i], enic_free_rq_buf);
2010	for (i = 0; i < enic->cq_count; i++)
2011		vnic_cq_clean(&enic->cq[i]);
2012	for (i = 0; i < enic->intr_count; i++)
2013		vnic_intr_clean(&enic->intr[i]);
2014
2015	return 0;
2016}
2017
2018static int _enic_change_mtu(struct net_device *netdev, int new_mtu)
2019{
2020	bool running = netif_running(netdev);
2021	int err = 0;
2022
2023	ASSERT_RTNL();
2024	if (running) {
2025		err = enic_stop(netdev);
2026		if (err)
2027			return err;
2028	}
2029
2030	netdev->mtu = new_mtu;
2031
2032	if (running) {
2033		err = enic_open(netdev);
2034		if (err)
2035			return err;
2036	}
2037
2038	return 0;
2039}
2040
2041static int enic_change_mtu(struct net_device *netdev, int new_mtu)
2042{
2043	struct enic *enic = netdev_priv(netdev);
2044
2045	if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic))
2046		return -EOPNOTSUPP;
2047
2048	if (netdev->mtu > enic->port_mtu)
2049		netdev_warn(netdev,
2050			    "interface MTU (%d) set higher than port MTU (%d)\n",
2051			    netdev->mtu, enic->port_mtu);
2052
2053	return _enic_change_mtu(netdev, new_mtu);
2054}
2055
2056static void enic_change_mtu_work(struct work_struct *work)
2057{
2058	struct enic *enic = container_of(work, struct enic, change_mtu_work);
2059	struct net_device *netdev = enic->netdev;
2060	int new_mtu = vnic_dev_mtu(enic->vdev);
2061
2062	rtnl_lock();
2063	(void)_enic_change_mtu(netdev, new_mtu);
2064	rtnl_unlock();
2065
2066	netdev_info(netdev, "interface MTU set as %d\n", netdev->mtu);
2067}
2068
2069#ifdef CONFIG_NET_POLL_CONTROLLER
2070static void enic_poll_controller(struct net_device *netdev)
2071{
2072	struct enic *enic = netdev_priv(netdev);
2073	struct vnic_dev *vdev = enic->vdev;
2074	unsigned int i, intr;
2075
2076	switch (vnic_dev_get_intr_mode(vdev)) {
2077	case VNIC_DEV_INTR_MODE_MSIX:
2078		for (i = 0; i < enic->rq_count; i++) {
2079			intr = enic_msix_rq_intr(enic, i);
2080			enic_isr_msix(enic->msix_entry[intr].vector,
2081				      &enic->napi[i]);
2082		}
2083
2084		for (i = 0; i < enic->wq_count; i++) {
2085			intr = enic_msix_wq_intr(enic, i);
2086			enic_isr_msix(enic->msix_entry[intr].vector,
2087				      &enic->napi[enic_cq_wq(enic, i)]);
2088		}
2089
2090		break;
2091	case VNIC_DEV_INTR_MODE_MSI:
2092		enic_isr_msi(enic->pdev->irq, enic);
2093		break;
2094	case VNIC_DEV_INTR_MODE_INTX:
2095		enic_isr_legacy(enic->pdev->irq, netdev);
2096		break;
2097	default:
2098		break;
2099	}
2100}
2101#endif
2102
2103static int enic_dev_wait(struct vnic_dev *vdev,
2104	int (*start)(struct vnic_dev *, int),
2105	int (*finished)(struct vnic_dev *, int *),
2106	int arg)
2107{
2108	unsigned long time;
2109	int done;
2110	int err;
2111
2112	err = start(vdev, arg);
2113	if (err)
2114		return err;
2115
2116	/* Wait for func to complete...2 seconds max
2117	 */
2118
2119	time = jiffies + (HZ * 2);
2120	do {
2121
2122		err = finished(vdev, &done);
2123		if (err)
2124			return err;
2125
2126		if (done)
2127			return 0;
2128
2129		schedule_timeout_uninterruptible(HZ / 10);
2130
2131	} while (time_after(time, jiffies));
2132
2133	return -ETIMEDOUT;
2134}
2135
2136static int enic_dev_open(struct enic *enic)
2137{
2138	int err;
2139	u32 flags = CMD_OPENF_IG_DESCCACHE;
2140
2141	err = enic_dev_wait(enic->vdev, vnic_dev_open,
2142		vnic_dev_open_done, flags);
2143	if (err)
2144		dev_err(enic_get_dev(enic), "vNIC device open failed, err %d\n",
2145			err);
2146
2147	return err;
2148}
2149
2150static int enic_dev_soft_reset(struct enic *enic)
2151{
2152	int err;
2153
2154	err = enic_dev_wait(enic->vdev, vnic_dev_soft_reset,
2155			    vnic_dev_soft_reset_done, 0);
2156	if (err)
2157		netdev_err(enic->netdev, "vNIC soft reset failed, err %d\n",
2158			   err);
2159
2160	return err;
2161}
2162
2163static int enic_dev_hang_reset(struct enic *enic)
2164{
2165	int err;
2166
2167	err = enic_dev_wait(enic->vdev, vnic_dev_hang_reset,
2168		vnic_dev_hang_reset_done, 0);
2169	if (err)
2170		netdev_err(enic->netdev, "vNIC hang reset failed, err %d\n",
2171			err);
2172
2173	return err;
2174}
2175
2176int __enic_set_rsskey(struct enic *enic)
2177{
2178	union vnic_rss_key *rss_key_buf_va;
2179	dma_addr_t rss_key_buf_pa;
2180	int i, kidx, bidx, err;
2181
2182	rss_key_buf_va = dma_alloc_coherent(&enic->pdev->dev,
2183					    sizeof(union vnic_rss_key),
2184					    &rss_key_buf_pa, GFP_ATOMIC);
2185	if (!rss_key_buf_va)
2186		return -ENOMEM;
2187
2188	for (i = 0; i < ENIC_RSS_LEN; i++) {
2189		kidx = i / ENIC_RSS_BYTES_PER_KEY;
2190		bidx = i % ENIC_RSS_BYTES_PER_KEY;
2191		rss_key_buf_va->key[kidx].b[bidx] = enic->rss_key[i];
2192	}
2193	spin_lock_bh(&enic->devcmd_lock);
2194	err = enic_set_rss_key(enic,
2195		rss_key_buf_pa,
2196		sizeof(union vnic_rss_key));
2197	spin_unlock_bh(&enic->devcmd_lock);
2198
2199	dma_free_coherent(&enic->pdev->dev, sizeof(union vnic_rss_key),
2200			  rss_key_buf_va, rss_key_buf_pa);
2201
2202	return err;
2203}
2204
2205static int enic_set_rsskey(struct enic *enic)
2206{
2207	netdev_rss_key_fill(enic->rss_key, ENIC_RSS_LEN);
2208
2209	return __enic_set_rsskey(enic);
2210}
2211
2212static int enic_set_rsscpu(struct enic *enic, u8 rss_hash_bits)
2213{
2214	dma_addr_t rss_cpu_buf_pa;
2215	union vnic_rss_cpu *rss_cpu_buf_va = NULL;
2216	unsigned int i;
2217	int err;
2218
2219	rss_cpu_buf_va = dma_alloc_coherent(&enic->pdev->dev,
2220					    sizeof(union vnic_rss_cpu),
2221					    &rss_cpu_buf_pa, GFP_ATOMIC);
2222	if (!rss_cpu_buf_va)
2223		return -ENOMEM;
2224
2225	for (i = 0; i < (1 << rss_hash_bits); i++)
2226		(*rss_cpu_buf_va).cpu[i/4].b[i%4] = i % enic->rq_count;
2227
2228	spin_lock_bh(&enic->devcmd_lock);
2229	err = enic_set_rss_cpu(enic,
2230		rss_cpu_buf_pa,
2231		sizeof(union vnic_rss_cpu));
2232	spin_unlock_bh(&enic->devcmd_lock);
2233
2234	dma_free_coherent(&enic->pdev->dev, sizeof(union vnic_rss_cpu),
2235			  rss_cpu_buf_va, rss_cpu_buf_pa);
2236
2237	return err;
2238}
2239
2240static int enic_set_niccfg(struct enic *enic, u8 rss_default_cpu,
2241	u8 rss_hash_type, u8 rss_hash_bits, u8 rss_base_cpu, u8 rss_enable)
2242{
2243	const u8 tso_ipid_split_en = 0;
2244	const u8 ig_vlan_strip_en = 1;
2245	int err;
2246
2247	/* Enable VLAN tag stripping.
2248	*/
2249
2250	spin_lock_bh(&enic->devcmd_lock);
2251	err = enic_set_nic_cfg(enic,
2252		rss_default_cpu, rss_hash_type,
2253		rss_hash_bits, rss_base_cpu,
2254		rss_enable, tso_ipid_split_en,
2255		ig_vlan_strip_en);
2256	spin_unlock_bh(&enic->devcmd_lock);
2257
2258	return err;
2259}
2260
2261static int enic_set_rss_nic_cfg(struct enic *enic)
2262{
2263	struct device *dev = enic_get_dev(enic);
2264	const u8 rss_default_cpu = 0;
2265	const u8 rss_hash_bits = 7;
2266	const u8 rss_base_cpu = 0;
2267	u8 rss_hash_type;
2268	int res;
2269	u8 rss_enable = ENIC_SETTING(enic, RSS) && (enic->rq_count > 1);
2270
2271	spin_lock_bh(&enic->devcmd_lock);
2272	res = vnic_dev_capable_rss_hash_type(enic->vdev, &rss_hash_type);
2273	spin_unlock_bh(&enic->devcmd_lock);
2274	if (res) {
2275		/* defaults for old adapters
2276		 */
2277		rss_hash_type = NIC_CFG_RSS_HASH_TYPE_IPV4	|
2278				NIC_CFG_RSS_HASH_TYPE_TCP_IPV4	|
2279				NIC_CFG_RSS_HASH_TYPE_IPV6	|
2280				NIC_CFG_RSS_HASH_TYPE_TCP_IPV6;
2281	}
2282
2283	if (rss_enable) {
2284		if (!enic_set_rsskey(enic)) {
2285			if (enic_set_rsscpu(enic, rss_hash_bits)) {
2286				rss_enable = 0;
2287				dev_warn(dev, "RSS disabled, "
2288					"Failed to set RSS cpu indirection table.");
2289			}
2290		} else {
2291			rss_enable = 0;
2292			dev_warn(dev, "RSS disabled, Failed to set RSS key.\n");
2293		}
2294	}
2295
2296	return enic_set_niccfg(enic, rss_default_cpu, rss_hash_type,
2297		rss_hash_bits, rss_base_cpu, rss_enable);
2298}
2299
2300static void enic_set_api_busy(struct enic *enic, bool busy)
2301{
2302	spin_lock(&enic->enic_api_lock);
2303	enic->enic_api_busy = busy;
2304	spin_unlock(&enic->enic_api_lock);
2305}
2306
2307static void enic_reset(struct work_struct *work)
2308{
2309	struct enic *enic = container_of(work, struct enic, reset);
2310
2311	if (!netif_running(enic->netdev))
2312		return;
2313
2314	rtnl_lock();
2315
2316	/* Stop any activity from infiniband */
2317	enic_set_api_busy(enic, true);
2318
2319	enic_stop(enic->netdev);
2320	enic_dev_soft_reset(enic);
2321	enic_reset_addr_lists(enic);
2322	enic_init_vnic_resources(enic);
2323	enic_set_rss_nic_cfg(enic);
2324	enic_dev_set_ig_vlan_rewrite_mode(enic);
2325	enic_open(enic->netdev);
2326
2327	/* Allow infiniband to fiddle with the device again */
2328	enic_set_api_busy(enic, false);
2329
2330	call_netdevice_notifiers(NETDEV_REBOOT, enic->netdev);
2331
2332	rtnl_unlock();
2333}
2334
2335static void enic_tx_hang_reset(struct work_struct *work)
2336{
2337	struct enic *enic = container_of(work, struct enic, tx_hang_reset);
2338
2339	rtnl_lock();
2340
2341	/* Stop any activity from infiniband */
2342	enic_set_api_busy(enic, true);
2343
2344	enic_dev_hang_notify(enic);
2345	enic_stop(enic->netdev);
2346	enic_dev_hang_reset(enic);
2347	enic_reset_addr_lists(enic);
2348	enic_init_vnic_resources(enic);
2349	enic_set_rss_nic_cfg(enic);
2350	enic_dev_set_ig_vlan_rewrite_mode(enic);
2351	enic_open(enic->netdev);
2352
2353	/* Allow infiniband to fiddle with the device again */
2354	enic_set_api_busy(enic, false);
2355
2356	call_netdevice_notifiers(NETDEV_REBOOT, enic->netdev);
2357
2358	rtnl_unlock();
2359}
2360
2361static int enic_set_intr_mode(struct enic *enic)
2362{
2363	unsigned int n = min_t(unsigned int, enic->rq_count, ENIC_RQ_MAX);
2364	unsigned int m = min_t(unsigned int, enic->wq_count, ENIC_WQ_MAX);
2365	unsigned int i;
 
2366
2367	/* Set interrupt mode (INTx, MSI, MSI-X) depending
2368	 * on system capabilities.
2369	 *
2370	 * Try MSI-X first
2371	 *
2372	 * We need n RQs, m WQs, n+m CQs, and n+m+2 INTRs
2373	 * (the second to last INTR is used for WQ/RQ errors)
2374	 * (the last INTR is used for notifications)
2375	 */
2376
2377	BUG_ON(ARRAY_SIZE(enic->msix_entry) < n + m + 2);
2378	for (i = 0; i < n + m + 2; i++)
2379		enic->msix_entry[i].entry = i;
2380
2381	/* Use multiple RQs if RSS is enabled
2382	 */
2383
2384	if (ENIC_SETTING(enic, RSS) &&
2385	    enic->config.intr_mode < 1 &&
2386	    enic->rq_count >= n &&
2387	    enic->wq_count >= m &&
2388	    enic->cq_count >= n + m &&
2389	    enic->intr_count >= n + m + 2) {
2390
2391		if (pci_enable_msix_range(enic->pdev, enic->msix_entry,
2392					  n + m + 2, n + m + 2) > 0) {
2393
2394			enic->rq_count = n;
2395			enic->wq_count = m;
2396			enic->cq_count = n + m;
2397			enic->intr_count = n + m + 2;
2398
2399			vnic_dev_set_intr_mode(enic->vdev,
2400				VNIC_DEV_INTR_MODE_MSIX);
2401
2402			return 0;
2403		}
2404	}
2405
2406	if (enic->config.intr_mode < 1 &&
2407	    enic->rq_count >= 1 &&
2408	    enic->wq_count >= m &&
2409	    enic->cq_count >= 1 + m &&
2410	    enic->intr_count >= 1 + m + 2) {
2411		if (pci_enable_msix_range(enic->pdev, enic->msix_entry,
2412					  1 + m + 2, 1 + m + 2) > 0) {
2413
2414			enic->rq_count = 1;
2415			enic->wq_count = m;
2416			enic->cq_count = 1 + m;
2417			enic->intr_count = 1 + m + 2;
2418
2419			vnic_dev_set_intr_mode(enic->vdev,
2420				VNIC_DEV_INTR_MODE_MSIX);
2421
2422			return 0;
2423		}
2424	}
2425
2426	/* Next try MSI
2427	 *
2428	 * We need 1 RQ, 1 WQ, 2 CQs, and 1 INTR
2429	 */
2430
2431	if (enic->config.intr_mode < 2 &&
2432	    enic->rq_count >= 1 &&
2433	    enic->wq_count >= 1 &&
2434	    enic->cq_count >= 2 &&
2435	    enic->intr_count >= 1 &&
2436	    !pci_enable_msi(enic->pdev)) {
2437
2438		enic->rq_count = 1;
2439		enic->wq_count = 1;
2440		enic->cq_count = 2;
2441		enic->intr_count = 1;
2442
2443		vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_MSI);
2444
2445		return 0;
2446	}
2447
2448	/* Next try INTx
2449	 *
2450	 * We need 1 RQ, 1 WQ, 2 CQs, and 3 INTRs
2451	 * (the first INTR is used for WQ/RQ)
2452	 * (the second INTR is used for WQ/RQ errors)
2453	 * (the last INTR is used for notifications)
2454	 */
2455
2456	if (enic->config.intr_mode < 3 &&
2457	    enic->rq_count >= 1 &&
2458	    enic->wq_count >= 1 &&
2459	    enic->cq_count >= 2 &&
2460	    enic->intr_count >= 3) {
2461
2462		enic->rq_count = 1;
2463		enic->wq_count = 1;
2464		enic->cq_count = 2;
2465		enic->intr_count = 3;
2466
2467		vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_INTX);
2468
2469		return 0;
2470	}
2471
2472	vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_UNKNOWN);
2473
2474	return -EINVAL;
2475}
2476
2477static void enic_clear_intr_mode(struct enic *enic)
2478{
2479	switch (vnic_dev_get_intr_mode(enic->vdev)) {
2480	case VNIC_DEV_INTR_MODE_MSIX:
2481		pci_disable_msix(enic->pdev);
2482		break;
2483	case VNIC_DEV_INTR_MODE_MSI:
2484		pci_disable_msi(enic->pdev);
2485		break;
2486	default:
2487		break;
2488	}
2489
2490	vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_UNKNOWN);
2491}
2492
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
2493static const struct net_device_ops enic_netdev_dynamic_ops = {
2494	.ndo_open		= enic_open,
2495	.ndo_stop		= enic_stop,
2496	.ndo_start_xmit		= enic_hard_start_xmit,
2497	.ndo_get_stats64	= enic_get_stats,
2498	.ndo_validate_addr	= eth_validate_addr,
2499	.ndo_set_rx_mode	= enic_set_rx_mode,
2500	.ndo_set_mac_address	= enic_set_mac_address_dynamic,
2501	.ndo_change_mtu		= enic_change_mtu,
2502	.ndo_vlan_rx_add_vid	= enic_vlan_rx_add_vid,
2503	.ndo_vlan_rx_kill_vid	= enic_vlan_rx_kill_vid,
2504	.ndo_tx_timeout		= enic_tx_timeout,
2505	.ndo_set_vf_port	= enic_set_vf_port,
2506	.ndo_get_vf_port	= enic_get_vf_port,
2507	.ndo_set_vf_mac		= enic_set_vf_mac,
2508#ifdef CONFIG_NET_POLL_CONTROLLER
2509	.ndo_poll_controller	= enic_poll_controller,
2510#endif
2511#ifdef CONFIG_RFS_ACCEL
2512	.ndo_rx_flow_steer	= enic_rx_flow_steer,
2513#endif
2514	.ndo_features_check	= enic_features_check,
2515};
2516
2517static const struct net_device_ops enic_netdev_ops = {
2518	.ndo_open		= enic_open,
2519	.ndo_stop		= enic_stop,
2520	.ndo_start_xmit		= enic_hard_start_xmit,
2521	.ndo_get_stats64	= enic_get_stats,
2522	.ndo_validate_addr	= eth_validate_addr,
2523	.ndo_set_mac_address	= enic_set_mac_address,
2524	.ndo_set_rx_mode	= enic_set_rx_mode,
2525	.ndo_change_mtu		= enic_change_mtu,
2526	.ndo_vlan_rx_add_vid	= enic_vlan_rx_add_vid,
2527	.ndo_vlan_rx_kill_vid	= enic_vlan_rx_kill_vid,
2528	.ndo_tx_timeout		= enic_tx_timeout,
2529	.ndo_set_vf_port	= enic_set_vf_port,
2530	.ndo_get_vf_port	= enic_get_vf_port,
2531	.ndo_set_vf_mac		= enic_set_vf_mac,
2532#ifdef CONFIG_NET_POLL_CONTROLLER
2533	.ndo_poll_controller	= enic_poll_controller,
2534#endif
2535#ifdef CONFIG_RFS_ACCEL
2536	.ndo_rx_flow_steer	= enic_rx_flow_steer,
2537#endif
2538	.ndo_features_check	= enic_features_check,
2539};
2540
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
2541static void enic_dev_deinit(struct enic *enic)
2542{
2543	unsigned int i;
2544
2545	for (i = 0; i < enic->rq_count; i++)
2546		__netif_napi_del(&enic->napi[i]);
2547
2548	if (vnic_dev_get_intr_mode(enic->vdev) == VNIC_DEV_INTR_MODE_MSIX)
2549		for (i = 0; i < enic->wq_count; i++)
2550			__netif_napi_del(&enic->napi[enic_cq_wq(enic, i)]);
2551
2552	/* observe RCU grace period after __netif_napi_del() calls */
2553	synchronize_net();
2554
2555	enic_free_vnic_resources(enic);
2556	enic_clear_intr_mode(enic);
2557	enic_free_affinity_hint(enic);
2558}
2559
2560static void enic_kdump_kernel_config(struct enic *enic)
2561{
2562	if (is_kdump_kernel()) {
2563		dev_info(enic_get_dev(enic), "Running from within kdump kernel. Using minimal resources\n");
2564		enic->rq_count = 1;
2565		enic->wq_count = 1;
2566		enic->config.rq_desc_count = ENIC_MIN_RQ_DESCS;
2567		enic->config.wq_desc_count = ENIC_MIN_WQ_DESCS;
2568		enic->config.mtu = min_t(u16, 1500, enic->config.mtu);
2569	}
2570}
2571
2572static int enic_dev_init(struct enic *enic)
2573{
2574	struct device *dev = enic_get_dev(enic);
2575	struct net_device *netdev = enic->netdev;
2576	unsigned int i;
2577	int err;
2578
2579	/* Get interrupt coalesce timer info */
2580	err = enic_dev_intr_coal_timer_info(enic);
2581	if (err) {
2582		dev_warn(dev, "Using default conversion factor for "
2583			"interrupt coalesce timer\n");
2584		vnic_dev_intr_coal_timer_info_default(enic->vdev);
2585	}
2586
2587	/* Get vNIC configuration
2588	 */
2589
2590	err = enic_get_vnic_config(enic);
2591	if (err) {
2592		dev_err(dev, "Get vNIC configuration failed, aborting\n");
2593		return err;
2594	}
2595
2596	/* Get available resource counts
2597	 */
2598
2599	enic_get_res_counts(enic);
2600
2601	/* modify resource count if we are in kdump_kernel
2602	 */
2603	enic_kdump_kernel_config(enic);
 
 
2604
2605	/* Set interrupt mode based on resource counts and system
2606	 * capabilities
2607	 */
2608
2609	err = enic_set_intr_mode(enic);
2610	if (err) {
2611		dev_err(dev, "Failed to set intr mode based on resource "
2612			"counts and system capabilities, aborting\n");
2613		return err;
 
 
 
 
 
 
 
2614	}
2615
2616	/* Allocate and configure vNIC resources
2617	 */
2618
2619	err = enic_alloc_vnic_resources(enic);
2620	if (err) {
2621		dev_err(dev, "Failed to alloc vNIC resources, aborting\n");
2622		goto err_out_free_vnic_resources;
2623	}
2624
2625	enic_init_vnic_resources(enic);
2626
2627	err = enic_set_rss_nic_cfg(enic);
2628	if (err) {
2629		dev_err(dev, "Failed to config nic, aborting\n");
2630		goto err_out_free_vnic_resources;
2631	}
2632
2633	switch (vnic_dev_get_intr_mode(enic->vdev)) {
2634	default:
2635		netif_napi_add(netdev, &enic->napi[0], enic_poll);
2636		break;
2637	case VNIC_DEV_INTR_MODE_MSIX:
2638		for (i = 0; i < enic->rq_count; i++) {
2639			netif_napi_add(netdev, &enic->napi[i],
2640				       enic_poll_msix_rq);
2641		}
2642		for (i = 0; i < enic->wq_count; i++)
2643			netif_napi_add(netdev,
2644				       &enic->napi[enic_cq_wq(enic, i)],
2645				       enic_poll_msix_wq);
2646		break;
2647	}
2648
2649	return 0;
2650
2651err_out_free_vnic_resources:
2652	enic_free_affinity_hint(enic);
2653	enic_clear_intr_mode(enic);
2654	enic_free_vnic_resources(enic);
 
2655
2656	return err;
2657}
2658
2659static void enic_iounmap(struct enic *enic)
2660{
2661	unsigned int i;
2662
2663	for (i = 0; i < ARRAY_SIZE(enic->bar); i++)
2664		if (enic->bar[i].vaddr)
2665			iounmap(enic->bar[i].vaddr);
2666}
2667
2668static int enic_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
2669{
2670	struct device *dev = &pdev->dev;
2671	struct net_device *netdev;
2672	struct enic *enic;
2673	int using_dac = 0;
2674	unsigned int i;
2675	int err;
2676#ifdef CONFIG_PCI_IOV
2677	int pos = 0;
2678#endif
2679	int num_pps = 1;
2680
2681	/* Allocate net device structure and initialize.  Private
2682	 * instance data is initialized to zero.
2683	 */
2684
2685	netdev = alloc_etherdev_mqs(sizeof(struct enic),
2686				    ENIC_RQ_MAX, ENIC_WQ_MAX);
2687	if (!netdev)
2688		return -ENOMEM;
2689
2690	pci_set_drvdata(pdev, netdev);
2691
2692	SET_NETDEV_DEV(netdev, &pdev->dev);
2693
2694	enic = netdev_priv(netdev);
2695	enic->netdev = netdev;
2696	enic->pdev = pdev;
2697
2698	/* Setup PCI resources
2699	 */
2700
2701	err = pci_enable_device_mem(pdev);
2702	if (err) {
2703		dev_err(dev, "Cannot enable PCI device, aborting\n");
2704		goto err_out_free_netdev;
2705	}
2706
2707	err = pci_request_regions(pdev, DRV_NAME);
2708	if (err) {
2709		dev_err(dev, "Cannot request PCI regions, aborting\n");
2710		goto err_out_disable_device;
2711	}
2712
2713	pci_set_master(pdev);
2714
2715	/* Query PCI controller on system for DMA addressing
2716	 * limitation for the device.  Try 47-bit first, and
2717	 * fail to 32-bit.
2718	 */
2719
2720	err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(47));
2721	if (err) {
2722		err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32));
2723		if (err) {
2724			dev_err(dev, "No usable DMA configuration, aborting\n");
2725			goto err_out_release_regions;
2726		}
2727	} else {
2728		using_dac = 1;
2729	}
2730
2731	/* Map vNIC resources from BAR0-5
2732	 */
2733
2734	for (i = 0; i < ARRAY_SIZE(enic->bar); i++) {
2735		if (!(pci_resource_flags(pdev, i) & IORESOURCE_MEM))
2736			continue;
2737		enic->bar[i].len = pci_resource_len(pdev, i);
2738		enic->bar[i].vaddr = pci_iomap(pdev, i, enic->bar[i].len);
2739		if (!enic->bar[i].vaddr) {
2740			dev_err(dev, "Cannot memory-map BAR %d, aborting\n", i);
2741			err = -ENODEV;
2742			goto err_out_iounmap;
2743		}
2744		enic->bar[i].bus_addr = pci_resource_start(pdev, i);
2745	}
2746
2747	/* Register vNIC device
2748	 */
2749
2750	enic->vdev = vnic_dev_register(NULL, enic, pdev, enic->bar,
2751		ARRAY_SIZE(enic->bar));
2752	if (!enic->vdev) {
2753		dev_err(dev, "vNIC registration failed, aborting\n");
2754		err = -ENODEV;
2755		goto err_out_iounmap;
2756	}
2757
2758	err = vnic_devcmd_init(enic->vdev);
2759
2760	if (err)
2761		goto err_out_vnic_unregister;
2762
2763#ifdef CONFIG_PCI_IOV
2764	/* Get number of subvnics */
2765	pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_SRIOV);
2766	if (pos) {
2767		pci_read_config_word(pdev, pos + PCI_SRIOV_TOTAL_VF,
2768			&enic->num_vfs);
2769		if (enic->num_vfs) {
2770			err = pci_enable_sriov(pdev, enic->num_vfs);
2771			if (err) {
2772				dev_err(dev, "SRIOV enable failed, aborting."
2773					" pci_enable_sriov() returned %d\n",
2774					err);
2775				goto err_out_vnic_unregister;
2776			}
2777			enic->priv_flags |= ENIC_SRIOV_ENABLED;
2778			num_pps = enic->num_vfs;
2779		}
2780	}
2781#endif
2782
2783	/* Allocate structure for port profiles */
2784	enic->pp = kcalloc(num_pps, sizeof(*enic->pp), GFP_KERNEL);
2785	if (!enic->pp) {
2786		err = -ENOMEM;
2787		goto err_out_disable_sriov_pp;
2788	}
2789
2790	/* Issue device open to get device in known state
2791	 */
2792
2793	err = enic_dev_open(enic);
2794	if (err) {
2795		dev_err(dev, "vNIC dev open failed, aborting\n");
2796		goto err_out_disable_sriov;
2797	}
2798
2799	/* Setup devcmd lock
2800	 */
2801
2802	spin_lock_init(&enic->devcmd_lock);
2803	spin_lock_init(&enic->enic_api_lock);
2804
2805	/*
2806	 * Set ingress vlan rewrite mode before vnic initialization
2807	 */
2808
2809	err = enic_dev_set_ig_vlan_rewrite_mode(enic);
2810	if (err) {
2811		dev_err(dev,
2812			"Failed to set ingress vlan rewrite mode, aborting.\n");
2813		goto err_out_dev_close;
2814	}
2815
2816	/* Issue device init to initialize the vnic-to-switch link.
2817	 * We'll start with carrier off and wait for link UP
2818	 * notification later to turn on carrier.  We don't need
2819	 * to wait here for the vnic-to-switch link initialization
2820	 * to complete; link UP notification is the indication that
2821	 * the process is complete.
2822	 */
2823
2824	netif_carrier_off(netdev);
2825
2826	/* Do not call dev_init for a dynamic vnic.
2827	 * For a dynamic vnic, init_prov_info will be
2828	 * called later by an upper layer.
2829	 */
2830
2831	if (!enic_is_dynamic(enic)) {
2832		err = vnic_dev_init(enic->vdev, 0);
2833		if (err) {
2834			dev_err(dev, "vNIC dev init failed, aborting\n");
2835			goto err_out_dev_close;
2836		}
2837	}
2838
2839	err = enic_dev_init(enic);
2840	if (err) {
2841		dev_err(dev, "Device initialization failed, aborting\n");
2842		goto err_out_dev_close;
2843	}
2844
2845	netif_set_real_num_tx_queues(netdev, enic->wq_count);
2846	netif_set_real_num_rx_queues(netdev, enic->rq_count);
2847
2848	/* Setup notification timer, HW reset task, and wq locks
2849	 */
2850
2851	timer_setup(&enic->notify_timer, enic_notify_timer, 0);
2852
2853	enic_rfs_flw_tbl_init(enic);
2854	enic_set_rx_coal_setting(enic);
2855	INIT_WORK(&enic->reset, enic_reset);
2856	INIT_WORK(&enic->tx_hang_reset, enic_tx_hang_reset);
2857	INIT_WORK(&enic->change_mtu_work, enic_change_mtu_work);
2858
2859	for (i = 0; i < enic->wq_count; i++)
2860		spin_lock_init(&enic->wq_lock[i]);
2861
2862	/* Register net device
2863	 */
2864
2865	enic->port_mtu = enic->config.mtu;
2866
2867	err = enic_set_mac_addr(netdev, enic->mac_addr);
2868	if (err) {
2869		dev_err(dev, "Invalid MAC address, aborting\n");
2870		goto err_out_dev_deinit;
2871	}
2872
2873	enic->tx_coalesce_usecs = enic->config.intr_timer_usec;
2874	/* rx coalesce time already got initialized. This gets used
2875	 * if adaptive coal is turned off
2876	 */
2877	enic->rx_coalesce_usecs = enic->tx_coalesce_usecs;
2878
2879	if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic))
2880		netdev->netdev_ops = &enic_netdev_dynamic_ops;
2881	else
2882		netdev->netdev_ops = &enic_netdev_ops;
 
2883
2884	netdev->watchdog_timeo = 2 * HZ;
2885	enic_set_ethtool_ops(netdev);
2886
2887	netdev->features |= NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX;
2888	if (ENIC_SETTING(enic, LOOP)) {
2889		netdev->features &= ~NETIF_F_HW_VLAN_CTAG_TX;
2890		enic->loop_enable = 1;
2891		enic->loop_tag = enic->config.loop_tag;
2892		dev_info(dev, "loopback tag=0x%04x\n", enic->loop_tag);
2893	}
2894	if (ENIC_SETTING(enic, TXCSUM))
2895		netdev->hw_features |= NETIF_F_SG | NETIF_F_HW_CSUM;
2896	if (ENIC_SETTING(enic, TSO))
2897		netdev->hw_features |= NETIF_F_TSO |
2898			NETIF_F_TSO6 | NETIF_F_TSO_ECN;
2899	if (ENIC_SETTING(enic, RSS))
2900		netdev->hw_features |= NETIF_F_RXHASH;
2901	if (ENIC_SETTING(enic, RXCSUM))
2902		netdev->hw_features |= NETIF_F_RXCSUM;
2903	if (ENIC_SETTING(enic, VXLAN)) {
2904		u64 patch_level;
2905		u64 a1 = 0;
2906
2907		netdev->hw_enc_features |= NETIF_F_RXCSUM		|
2908					   NETIF_F_TSO			|
2909					   NETIF_F_TSO6			|
2910					   NETIF_F_TSO_ECN		|
2911					   NETIF_F_GSO_UDP_TUNNEL	|
2912					   NETIF_F_HW_CSUM		|
2913					   NETIF_F_GSO_UDP_TUNNEL_CSUM;
2914		netdev->hw_features |= netdev->hw_enc_features;
2915		/* get bit mask from hw about supported offload bit level
2916		 * BIT(0) = fw supports patch_level 0
2917		 *	    fcoe bit = encap
2918		 *	    fcoe_fc_crc_ok = outer csum ok
2919		 * BIT(1) = always set by fw
2920		 * BIT(2) = fw supports patch_level 2
2921		 *	    BIT(0) in rss_hash = encap
2922		 *	    BIT(1,2) in rss_hash = outer_ip_csum_ok/
2923		 *				   outer_tcp_csum_ok
2924		 * used in enic_rq_indicate_buf
2925		 */
2926		err = vnic_dev_get_supported_feature_ver(enic->vdev,
2927							 VIC_FEATURE_VXLAN,
2928							 &patch_level, &a1);
2929		if (err)
2930			patch_level = 0;
2931		enic->vxlan.flags = (u8)a1;
2932		/* mask bits that are supported by driver
2933		 */
2934		patch_level &= BIT_ULL(0) | BIT_ULL(2);
2935		patch_level = fls(patch_level);
2936		patch_level = patch_level ? patch_level - 1 : 0;
2937		enic->vxlan.patch_level = patch_level;
2938
2939		if (vnic_dev_get_res_count(enic->vdev, RES_TYPE_WQ) == 1 ||
2940		    enic->vxlan.flags & ENIC_VXLAN_MULTI_WQ) {
2941			netdev->udp_tunnel_nic_info = &enic_udp_tunnels_v4;
2942			if (enic->vxlan.flags & ENIC_VXLAN_OUTER_IPV6)
2943				netdev->udp_tunnel_nic_info = &enic_udp_tunnels;
2944		}
2945	}
2946
2947	netdev->features |= netdev->hw_features;
2948	netdev->vlan_features |= netdev->features;
2949
2950#ifdef CONFIG_RFS_ACCEL
2951	netdev->hw_features |= NETIF_F_NTUPLE;
2952#endif
2953
2954	if (using_dac)
2955		netdev->features |= NETIF_F_HIGHDMA;
2956
2957	netdev->priv_flags |= IFF_UNICAST_FLT;
2958
2959	/* MTU range: 68 - 9000 */
2960	netdev->min_mtu = ENIC_MIN_MTU;
2961	netdev->max_mtu = ENIC_MAX_MTU;
2962	netdev->mtu	= enic->port_mtu;
2963
2964	err = register_netdev(netdev);
2965	if (err) {
2966		dev_err(dev, "Cannot register net device, aborting\n");
2967		goto err_out_dev_deinit;
2968	}
2969	enic->rx_copybreak = RX_COPYBREAK_DEFAULT;
2970
2971	return 0;
2972
2973err_out_dev_deinit:
2974	enic_dev_deinit(enic);
2975err_out_dev_close:
2976	vnic_dev_close(enic->vdev);
2977err_out_disable_sriov:
2978	kfree(enic->pp);
2979err_out_disable_sriov_pp:
2980#ifdef CONFIG_PCI_IOV
2981	if (enic_sriov_enabled(enic)) {
2982		pci_disable_sriov(pdev);
2983		enic->priv_flags &= ~ENIC_SRIOV_ENABLED;
2984	}
2985#endif
2986err_out_vnic_unregister:
2987	vnic_dev_unregister(enic->vdev);
2988err_out_iounmap:
2989	enic_iounmap(enic);
2990err_out_release_regions:
2991	pci_release_regions(pdev);
2992err_out_disable_device:
2993	pci_disable_device(pdev);
2994err_out_free_netdev:
2995	free_netdev(netdev);
2996
2997	return err;
2998}
2999
3000static void enic_remove(struct pci_dev *pdev)
3001{
3002	struct net_device *netdev = pci_get_drvdata(pdev);
3003
3004	if (netdev) {
3005		struct enic *enic = netdev_priv(netdev);
3006
3007		cancel_work_sync(&enic->reset);
3008		cancel_work_sync(&enic->change_mtu_work);
3009		unregister_netdev(netdev);
3010		enic_dev_deinit(enic);
3011		vnic_dev_close(enic->vdev);
3012#ifdef CONFIG_PCI_IOV
3013		if (enic_sriov_enabled(enic)) {
3014			pci_disable_sriov(pdev);
3015			enic->priv_flags &= ~ENIC_SRIOV_ENABLED;
3016		}
3017#endif
3018		kfree(enic->pp);
3019		vnic_dev_unregister(enic->vdev);
3020		enic_iounmap(enic);
3021		pci_release_regions(pdev);
3022		pci_disable_device(pdev);
3023		free_netdev(netdev);
3024	}
3025}
3026
3027static struct pci_driver enic_driver = {
3028	.name = DRV_NAME,
3029	.id_table = enic_id_table,
3030	.probe = enic_probe,
3031	.remove = enic_remove,
3032};
3033
3034module_pci_driver(enic_driver);
v6.13.7
   1/*
   2 * Copyright 2008-2010 Cisco Systems, Inc.  All rights reserved.
   3 * Copyright 2007 Nuova Systems, Inc.  All rights reserved.
   4 *
   5 * This program is free software; you may redistribute it and/or modify
   6 * it under the terms of the GNU General Public License as published by
   7 * the Free Software Foundation; version 2 of the License.
   8 *
   9 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  10 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  11 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  12 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  13 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  14 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  15 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  16 * SOFTWARE.
  17 *
  18 */
  19
  20#include <linux/module.h>
  21#include <linux/kernel.h>
  22#include <linux/string.h>
  23#include <linux/errno.h>
  24#include <linux/types.h>
  25#include <linux/init.h>
  26#include <linux/interrupt.h>
  27#include <linux/workqueue.h>
  28#include <linux/pci.h>
  29#include <linux/netdevice.h>
  30#include <linux/etherdevice.h>
  31#include <linux/if.h>
  32#include <linux/if_ether.h>
  33#include <linux/if_vlan.h>
  34#include <linux/in.h>
  35#include <linux/ip.h>
  36#include <linux/ipv6.h>
  37#include <linux/tcp.h>
  38#include <linux/rtnetlink.h>
  39#include <linux/prefetch.h>
  40#include <net/ip6_checksum.h>
  41#include <linux/ktime.h>
  42#include <linux/numa.h>
  43#ifdef CONFIG_RFS_ACCEL
  44#include <linux/cpu_rmap.h>
  45#endif
  46#include <linux/crash_dump.h>
  47#include <net/busy_poll.h>
  48#include <net/vxlan.h>
  49#include <net/netdev_queues.h>
  50
  51#include "cq_enet_desc.h"
  52#include "vnic_dev.h"
  53#include "vnic_intr.h"
  54#include "vnic_stats.h"
  55#include "vnic_vic.h"
  56#include "enic_res.h"
  57#include "enic.h"
  58#include "enic_dev.h"
  59#include "enic_pp.h"
  60#include "enic_clsf.h"
  61
  62#define ENIC_NOTIFY_TIMER_PERIOD	(2 * HZ)
  63#define WQ_ENET_MAX_DESC_LEN		(1 << WQ_ENET_LEN_BITS)
  64#define MAX_TSO				(1 << 16)
  65#define ENIC_DESC_MAX_SPLITS		(MAX_TSO / WQ_ENET_MAX_DESC_LEN + 1)
  66
  67#define PCI_DEVICE_ID_CISCO_VIC_ENET         0x0043  /* ethernet vnic */
  68#define PCI_DEVICE_ID_CISCO_VIC_ENET_DYN     0x0044  /* enet dynamic vnic */
  69#define PCI_DEVICE_ID_CISCO_VIC_ENET_VF      0x0071  /* enet SRIOV VF */
  70
  71#define RX_COPYBREAK_DEFAULT		256
  72
  73/* Supported devices */
  74static const struct pci_device_id enic_id_table[] = {
  75	{ PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET) },
  76	{ PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET_DYN) },
  77	{ PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET_VF) },
  78	{ 0, }	/* end of table */
  79};
  80
  81MODULE_DESCRIPTION(DRV_DESCRIPTION);
  82MODULE_AUTHOR("Scott Feldman <scofeldm@cisco.com>");
  83MODULE_LICENSE("GPL");
  84MODULE_DEVICE_TABLE(pci, enic_id_table);
  85
  86#define ENIC_LARGE_PKT_THRESHOLD		1000
  87#define ENIC_MAX_COALESCE_TIMERS		10
  88/*  Interrupt moderation table, which will be used to decide the
  89 *  coalescing timer values
  90 *  {rx_rate in Mbps, mapping percentage of the range}
  91 */
  92static struct enic_intr_mod_table mod_table[ENIC_MAX_COALESCE_TIMERS + 1] = {
  93	{4000,  0},
  94	{4400, 10},
  95	{5060, 20},
  96	{5230, 30},
  97	{5540, 40},
  98	{5820, 50},
  99	{6120, 60},
 100	{6435, 70},
 101	{6745, 80},
 102	{7000, 90},
 103	{0xFFFFFFFF, 100}
 104};
 105
 106/* This table helps the driver to pick different ranges for rx coalescing
 107 * timer depending on the link speed.
 108 */
 109static struct enic_intr_mod_range mod_range[ENIC_MAX_LINK_SPEEDS] = {
 110	{0,  0}, /* 0  - 4  Gbps */
 111	{0,  3}, /* 4  - 10 Gbps */
 112	{3,  6}, /* 10 - 40 Gbps */
 113};
 114
 115static void enic_init_affinity_hint(struct enic *enic)
 116{
 117	int numa_node = dev_to_node(&enic->pdev->dev);
 118	int i;
 119
 120	for (i = 0; i < enic->intr_count; i++) {
 121		if (enic_is_err_intr(enic, i) || enic_is_notify_intr(enic, i) ||
 122		    (cpumask_available(enic->msix[i].affinity_mask) &&
 123		     !cpumask_empty(enic->msix[i].affinity_mask)))
 124			continue;
 125		if (zalloc_cpumask_var(&enic->msix[i].affinity_mask,
 126				       GFP_KERNEL))
 127			cpumask_set_cpu(cpumask_local_spread(i, numa_node),
 128					enic->msix[i].affinity_mask);
 129	}
 130}
 131
 132static void enic_free_affinity_hint(struct enic *enic)
 133{
 134	int i;
 135
 136	for (i = 0; i < enic->intr_count; i++) {
 137		if (enic_is_err_intr(enic, i) || enic_is_notify_intr(enic, i))
 138			continue;
 139		free_cpumask_var(enic->msix[i].affinity_mask);
 140	}
 141}
 142
 143static void enic_set_affinity_hint(struct enic *enic)
 144{
 145	int i;
 146	int err;
 147
 148	for (i = 0; i < enic->intr_count; i++) {
 149		if (enic_is_err_intr(enic, i)		||
 150		    enic_is_notify_intr(enic, i)	||
 151		    !cpumask_available(enic->msix[i].affinity_mask) ||
 152		    cpumask_empty(enic->msix[i].affinity_mask))
 153			continue;
 154		err = irq_update_affinity_hint(enic->msix_entry[i].vector,
 155					       enic->msix[i].affinity_mask);
 156		if (err)
 157			netdev_warn(enic->netdev, "irq_update_affinity_hint failed, err %d\n",
 158				    err);
 159	}
 160
 161	for (i = 0; i < enic->wq_count; i++) {
 162		int wq_intr = enic_msix_wq_intr(enic, i);
 163
 164		if (cpumask_available(enic->msix[wq_intr].affinity_mask) &&
 165		    !cpumask_empty(enic->msix[wq_intr].affinity_mask))
 166			netif_set_xps_queue(enic->netdev,
 167					    enic->msix[wq_intr].affinity_mask,
 168					    i);
 169	}
 170}
 171
 172static void enic_unset_affinity_hint(struct enic *enic)
 173{
 174	int i;
 175
 176	for (i = 0; i < enic->intr_count; i++)
 177		irq_update_affinity_hint(enic->msix_entry[i].vector, NULL);
 178}
 179
 180static int enic_udp_tunnel_set_port(struct net_device *netdev,
 181				    unsigned int table, unsigned int entry,
 182				    struct udp_tunnel_info *ti)
 183{
 184	struct enic *enic = netdev_priv(netdev);
 185	int err;
 186
 187	spin_lock_bh(&enic->devcmd_lock);
 188
 189	err = vnic_dev_overlay_offload_cfg(enic->vdev,
 190					   OVERLAY_CFG_VXLAN_PORT_UPDATE,
 191					   ntohs(ti->port));
 192	if (err)
 193		goto error;
 194
 195	err = vnic_dev_overlay_offload_ctrl(enic->vdev, OVERLAY_FEATURE_VXLAN,
 196					    enic->vxlan.patch_level);
 197	if (err)
 198		goto error;
 199
 200	enic->vxlan.vxlan_udp_port_number = ntohs(ti->port);
 201error:
 202	spin_unlock_bh(&enic->devcmd_lock);
 203
 204	return err;
 205}
 206
 207static int enic_udp_tunnel_unset_port(struct net_device *netdev,
 208				      unsigned int table, unsigned int entry,
 209				      struct udp_tunnel_info *ti)
 210{
 211	struct enic *enic = netdev_priv(netdev);
 212	int err;
 213
 214	spin_lock_bh(&enic->devcmd_lock);
 215
 216	err = vnic_dev_overlay_offload_ctrl(enic->vdev, OVERLAY_FEATURE_VXLAN,
 217					    OVERLAY_OFFLOAD_DISABLE);
 218	if (err)
 219		goto unlock;
 220
 221	enic->vxlan.vxlan_udp_port_number = 0;
 222
 223unlock:
 224	spin_unlock_bh(&enic->devcmd_lock);
 225
 226	return err;
 227}
 228
 229static const struct udp_tunnel_nic_info enic_udp_tunnels = {
 230	.set_port	= enic_udp_tunnel_set_port,
 231	.unset_port	= enic_udp_tunnel_unset_port,
 232	.tables		= {
 233		{ .n_entries = 1, .tunnel_types = UDP_TUNNEL_TYPE_VXLAN, },
 234	},
 235}, enic_udp_tunnels_v4 = {
 236	.set_port	= enic_udp_tunnel_set_port,
 237	.unset_port	= enic_udp_tunnel_unset_port,
 238	.flags		= UDP_TUNNEL_NIC_INFO_IPV4_ONLY,
 239	.tables		= {
 240		{ .n_entries = 1, .tunnel_types = UDP_TUNNEL_TYPE_VXLAN, },
 241	},
 242};
 243
 244static netdev_features_t enic_features_check(struct sk_buff *skb,
 245					     struct net_device *dev,
 246					     netdev_features_t features)
 247{
 248	const struct ethhdr *eth = (struct ethhdr *)skb_inner_mac_header(skb);
 249	struct enic *enic = netdev_priv(dev);
 250	struct udphdr *udph;
 251	u16 port = 0;
 252	u8 proto;
 253
 254	if (!skb->encapsulation)
 255		return features;
 256
 257	features = vxlan_features_check(skb, features);
 258
 259	switch (vlan_get_protocol(skb)) {
 260	case htons(ETH_P_IPV6):
 261		if (!(enic->vxlan.flags & ENIC_VXLAN_OUTER_IPV6))
 262			goto out;
 263		proto = ipv6_hdr(skb)->nexthdr;
 264		break;
 265	case htons(ETH_P_IP):
 266		proto = ip_hdr(skb)->protocol;
 267		break;
 268	default:
 269		goto out;
 270	}
 271
 272	switch (eth->h_proto) {
 273	case ntohs(ETH_P_IPV6):
 274		if (!(enic->vxlan.flags & ENIC_VXLAN_INNER_IPV6))
 275			goto out;
 276		fallthrough;
 277	case ntohs(ETH_P_IP):
 278		break;
 279	default:
 280		goto out;
 281	}
 282
 283
 284	if (proto == IPPROTO_UDP) {
 285		udph = udp_hdr(skb);
 286		port = be16_to_cpu(udph->dest);
 287	}
 288
 289	/* HW supports offload of only one UDP port. Remove CSUM and GSO MASK
 290	 * for other UDP port tunnels
 291	 */
 292	if (port  != enic->vxlan.vxlan_udp_port_number)
 293		goto out;
 294
 295	return features;
 296
 297out:
 298	return features & ~(NETIF_F_CSUM_MASK | NETIF_F_GSO_MASK);
 299}
 300
 301int enic_is_dynamic(struct enic *enic)
 302{
 303	return enic->pdev->device == PCI_DEVICE_ID_CISCO_VIC_ENET_DYN;
 304}
 305
 306int enic_sriov_enabled(struct enic *enic)
 307{
 308	return (enic->priv_flags & ENIC_SRIOV_ENABLED) ? 1 : 0;
 309}
 310
 311static int enic_is_sriov_vf(struct enic *enic)
 312{
 313	return enic->pdev->device == PCI_DEVICE_ID_CISCO_VIC_ENET_VF;
 314}
 315
 316int enic_is_valid_vf(struct enic *enic, int vf)
 317{
 318#ifdef CONFIG_PCI_IOV
 319	return vf >= 0 && vf < enic->num_vfs;
 320#else
 321	return 0;
 322#endif
 323}
 324
 325static void enic_free_wq_buf(struct vnic_wq *wq, struct vnic_wq_buf *buf)
 326{
 327	struct enic *enic = vnic_dev_priv(wq->vdev);
 328
 329	if (buf->sop)
 330		dma_unmap_single(&enic->pdev->dev, buf->dma_addr, buf->len,
 331				 DMA_TO_DEVICE);
 332	else
 333		dma_unmap_page(&enic->pdev->dev, buf->dma_addr, buf->len,
 334			       DMA_TO_DEVICE);
 335
 336	if (buf->os_buf)
 337		dev_kfree_skb_any(buf->os_buf);
 338}
 339
 340static void enic_wq_free_buf(struct vnic_wq *wq,
 341	struct cq_desc *cq_desc, struct vnic_wq_buf *buf, void *opaque)
 342{
 343	struct enic *enic = vnic_dev_priv(wq->vdev);
 344
 345	enic->wq[wq->index].stats.cq_work++;
 346	enic->wq[wq->index].stats.cq_bytes += buf->len;
 347	enic_free_wq_buf(wq, buf);
 348}
 349
 350static int enic_wq_service(struct vnic_dev *vdev, struct cq_desc *cq_desc,
 351	u8 type, u16 q_number, u16 completed_index, void *opaque)
 352{
 353	struct enic *enic = vnic_dev_priv(vdev);
 354
 355	spin_lock(&enic->wq[q_number].lock);
 356
 357	vnic_wq_service(&enic->wq[q_number].vwq, cq_desc,
 358		completed_index, enic_wq_free_buf,
 359		opaque);
 360
 361	if (netif_tx_queue_stopped(netdev_get_tx_queue(enic->netdev, q_number)) &&
 362	    vnic_wq_desc_avail(&enic->wq[q_number].vwq) >=
 363	    (MAX_SKB_FRAGS + ENIC_DESC_MAX_SPLITS)) {
 364		netif_wake_subqueue(enic->netdev, q_number);
 365		enic->wq[q_number].stats.wake++;
 366	}
 367
 368	spin_unlock(&enic->wq[q_number].lock);
 369
 370	return 0;
 371}
 372
 373static bool enic_log_q_error(struct enic *enic)
 374{
 375	unsigned int i;
 376	u32 error_status;
 377	bool err = false;
 378
 379	for (i = 0; i < enic->wq_count; i++) {
 380		error_status = vnic_wq_error_status(&enic->wq[i].vwq);
 381		err |= error_status;
 382		if (error_status)
 383			netdev_err(enic->netdev, "WQ[%d] error_status %d\n",
 384				i, error_status);
 385	}
 386
 387	for (i = 0; i < enic->rq_count; i++) {
 388		error_status = vnic_rq_error_status(&enic->rq[i].vrq);
 389		err |= error_status;
 390		if (error_status)
 391			netdev_err(enic->netdev, "RQ[%d] error_status %d\n",
 392				i, error_status);
 393	}
 394
 395	return err;
 396}
 397
 398static void enic_msglvl_check(struct enic *enic)
 399{
 400	u32 msg_enable = vnic_dev_msg_lvl(enic->vdev);
 401
 402	if (msg_enable != enic->msg_enable) {
 403		netdev_info(enic->netdev, "msg lvl changed from 0x%x to 0x%x\n",
 404			enic->msg_enable, msg_enable);
 405		enic->msg_enable = msg_enable;
 406	}
 407}
 408
 409static void enic_mtu_check(struct enic *enic)
 410{
 411	u32 mtu = vnic_dev_mtu(enic->vdev);
 412	struct net_device *netdev = enic->netdev;
 413
 414	if (mtu && mtu != enic->port_mtu) {
 415		enic->port_mtu = mtu;
 416		if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic)) {
 417			mtu = max_t(int, ENIC_MIN_MTU,
 418				min_t(int, ENIC_MAX_MTU, mtu));
 419			if (mtu != netdev->mtu)
 420				schedule_work(&enic->change_mtu_work);
 421		} else {
 422			if (mtu < netdev->mtu)
 423				netdev_warn(netdev,
 424					"interface MTU (%d) set higher "
 425					"than switch port MTU (%d)\n",
 426					netdev->mtu, mtu);
 427		}
 428	}
 429}
 430
 431static void enic_link_check(struct enic *enic)
 432{
 433	int link_status = vnic_dev_link_status(enic->vdev);
 434	int carrier_ok = netif_carrier_ok(enic->netdev);
 435
 436	if (link_status && !carrier_ok) {
 437		netdev_info(enic->netdev, "Link UP\n");
 438		netif_carrier_on(enic->netdev);
 439	} else if (!link_status && carrier_ok) {
 440		netdev_info(enic->netdev, "Link DOWN\n");
 441		netif_carrier_off(enic->netdev);
 442	}
 443}
 444
 445static void enic_notify_check(struct enic *enic)
 446{
 447	enic_msglvl_check(enic);
 448	enic_mtu_check(enic);
 449	enic_link_check(enic);
 450}
 451
 452#define ENIC_TEST_INTR(pba, i) (pba & (1 << i))
 453
 454static irqreturn_t enic_isr_legacy(int irq, void *data)
 455{
 456	struct net_device *netdev = data;
 457	struct enic *enic = netdev_priv(netdev);
 458	unsigned int io_intr = ENIC_LEGACY_IO_INTR;
 459	unsigned int err_intr = ENIC_LEGACY_ERR_INTR;
 460	unsigned int notify_intr = ENIC_LEGACY_NOTIFY_INTR;
 461	u32 pba;
 462
 463	vnic_intr_mask(&enic->intr[io_intr]);
 464
 465	pba = vnic_intr_legacy_pba(enic->legacy_pba);
 466	if (!pba) {
 467		vnic_intr_unmask(&enic->intr[io_intr]);
 468		return IRQ_NONE;	/* not our interrupt */
 469	}
 470
 471	if (ENIC_TEST_INTR(pba, notify_intr)) {
 472		enic_notify_check(enic);
 473		vnic_intr_return_all_credits(&enic->intr[notify_intr]);
 474	}
 475
 476	if (ENIC_TEST_INTR(pba, err_intr)) {
 477		vnic_intr_return_all_credits(&enic->intr[err_intr]);
 478		enic_log_q_error(enic);
 479		/* schedule recovery from WQ/RQ error */
 480		schedule_work(&enic->reset);
 481		return IRQ_HANDLED;
 482	}
 483
 484	if (ENIC_TEST_INTR(pba, io_intr))
 485		napi_schedule_irqoff(&enic->napi[0]);
 486	else
 487		vnic_intr_unmask(&enic->intr[io_intr]);
 488
 489	return IRQ_HANDLED;
 490}
 491
 492static irqreturn_t enic_isr_msi(int irq, void *data)
 493{
 494	struct enic *enic = data;
 495
 496	/* With MSI, there is no sharing of interrupts, so this is
 497	 * our interrupt and there is no need to ack it.  The device
 498	 * is not providing per-vector masking, so the OS will not
 499	 * write to PCI config space to mask/unmask the interrupt.
 500	 * We're using mask_on_assertion for MSI, so the device
 501	 * automatically masks the interrupt when the interrupt is
 502	 * generated.  Later, when exiting polling, the interrupt
 503	 * will be unmasked (see enic_poll).
 504	 *
 505	 * Also, the device uses the same PCIe Traffic Class (TC)
 506	 * for Memory Write data and MSI, so there are no ordering
 507	 * issues; the MSI will always arrive at the Root Complex
 508	 * _after_ corresponding Memory Writes (i.e. descriptor
 509	 * writes).
 510	 */
 511
 512	napi_schedule_irqoff(&enic->napi[0]);
 513
 514	return IRQ_HANDLED;
 515}
 516
 517static irqreturn_t enic_isr_msix(int irq, void *data)
 518{
 519	struct napi_struct *napi = data;
 520
 521	napi_schedule_irqoff(napi);
 522
 523	return IRQ_HANDLED;
 524}
 525
 526static irqreturn_t enic_isr_msix_err(int irq, void *data)
 527{
 528	struct enic *enic = data;
 529	unsigned int intr = enic_msix_err_intr(enic);
 530
 531	vnic_intr_return_all_credits(&enic->intr[intr]);
 532
 533	if (enic_log_q_error(enic))
 534		/* schedule recovery from WQ/RQ error */
 535		schedule_work(&enic->reset);
 536
 537	return IRQ_HANDLED;
 538}
 539
 540static irqreturn_t enic_isr_msix_notify(int irq, void *data)
 541{
 542	struct enic *enic = data;
 543	unsigned int intr = enic_msix_notify_intr(enic);
 544
 545	enic_notify_check(enic);
 546	vnic_intr_return_all_credits(&enic->intr[intr]);
 547
 548	return IRQ_HANDLED;
 549}
 550
 551static int enic_queue_wq_skb_cont(struct enic *enic, struct vnic_wq *wq,
 552				  struct sk_buff *skb, unsigned int len_left,
 553				  int loopback)
 554{
 555	const skb_frag_t *frag;
 556	dma_addr_t dma_addr;
 557
 558	/* Queue additional data fragments */
 559	for (frag = skb_shinfo(skb)->frags; len_left; frag++) {
 560		len_left -= skb_frag_size(frag);
 561		dma_addr = skb_frag_dma_map(&enic->pdev->dev, frag, 0,
 562					    skb_frag_size(frag),
 563					    DMA_TO_DEVICE);
 564		if (unlikely(enic_dma_map_check(enic, dma_addr)))
 565			return -ENOMEM;
 566		enic_queue_wq_desc_cont(wq, skb, dma_addr, skb_frag_size(frag),
 567					(len_left == 0),	/* EOP? */
 568					loopback);
 569	}
 570
 571	return 0;
 572}
 573
 574static int enic_queue_wq_skb_vlan(struct enic *enic, struct vnic_wq *wq,
 575				  struct sk_buff *skb, int vlan_tag_insert,
 576				  unsigned int vlan_tag, int loopback)
 577{
 578	unsigned int head_len = skb_headlen(skb);
 579	unsigned int len_left = skb->len - head_len;
 580	int eop = (len_left == 0);
 581	dma_addr_t dma_addr;
 582	int err = 0;
 583
 584	dma_addr = dma_map_single(&enic->pdev->dev, skb->data, head_len,
 585				  DMA_TO_DEVICE);
 586	if (unlikely(enic_dma_map_check(enic, dma_addr)))
 587		return -ENOMEM;
 588
 589	/* Queue the main skb fragment. The fragments are no larger
 590	 * than max MTU(9000)+ETH_HDR_LEN(14) bytes, which is less
 591	 * than WQ_ENET_MAX_DESC_LEN length. So only one descriptor
 592	 * per fragment is queued.
 593	 */
 594	enic_queue_wq_desc(wq, skb, dma_addr, head_len,	vlan_tag_insert,
 595			   vlan_tag, eop, loopback);
 596
 597	if (!eop)
 598		err = enic_queue_wq_skb_cont(enic, wq, skb, len_left, loopback);
 599
 600	/* The enic_queue_wq_desc() above does not do HW checksum */
 601	enic->wq[wq->index].stats.csum_none++;
 602	enic->wq[wq->index].stats.packets++;
 603	enic->wq[wq->index].stats.bytes += skb->len;
 604
 605	return err;
 606}
 607
 608static int enic_queue_wq_skb_csum_l4(struct enic *enic, struct vnic_wq *wq,
 609				     struct sk_buff *skb, int vlan_tag_insert,
 610				     unsigned int vlan_tag, int loopback)
 611{
 612	unsigned int head_len = skb_headlen(skb);
 613	unsigned int len_left = skb->len - head_len;
 614	unsigned int hdr_len = skb_checksum_start_offset(skb);
 615	unsigned int csum_offset = hdr_len + skb->csum_offset;
 616	int eop = (len_left == 0);
 617	dma_addr_t dma_addr;
 618	int err = 0;
 619
 620	dma_addr = dma_map_single(&enic->pdev->dev, skb->data, head_len,
 621				  DMA_TO_DEVICE);
 622	if (unlikely(enic_dma_map_check(enic, dma_addr)))
 623		return -ENOMEM;
 624
 625	/* Queue the main skb fragment. The fragments are no larger
 626	 * than max MTU(9000)+ETH_HDR_LEN(14) bytes, which is less
 627	 * than WQ_ENET_MAX_DESC_LEN length. So only one descriptor
 628	 * per fragment is queued.
 629	 */
 630	enic_queue_wq_desc_csum_l4(wq, skb, dma_addr, head_len,	csum_offset,
 631				   hdr_len, vlan_tag_insert, vlan_tag, eop,
 632				   loopback);
 633
 634	if (!eop)
 635		err = enic_queue_wq_skb_cont(enic, wq, skb, len_left, loopback);
 636
 637	enic->wq[wq->index].stats.csum_partial++;
 638	enic->wq[wq->index].stats.packets++;
 639	enic->wq[wq->index].stats.bytes += skb->len;
 640
 641	return err;
 642}
 643
 644static void enic_preload_tcp_csum_encap(struct sk_buff *skb)
 645{
 646	const struct ethhdr *eth = (struct ethhdr *)skb_inner_mac_header(skb);
 647
 648	switch (eth->h_proto) {
 649	case ntohs(ETH_P_IP):
 650		inner_ip_hdr(skb)->check = 0;
 651		inner_tcp_hdr(skb)->check =
 652			~csum_tcpudp_magic(inner_ip_hdr(skb)->saddr,
 653					   inner_ip_hdr(skb)->daddr, 0,
 654					   IPPROTO_TCP, 0);
 655		break;
 656	case ntohs(ETH_P_IPV6):
 657		inner_tcp_hdr(skb)->check =
 658			~csum_ipv6_magic(&inner_ipv6_hdr(skb)->saddr,
 659					 &inner_ipv6_hdr(skb)->daddr, 0,
 660					 IPPROTO_TCP, 0);
 661		break;
 662	default:
 663		WARN_ONCE(1, "Non ipv4/ipv6 inner pkt for encap offload");
 664		break;
 665	}
 666}
 667
 668static void enic_preload_tcp_csum(struct sk_buff *skb)
 669{
 670	/* Preload TCP csum field with IP pseudo hdr calculated
 671	 * with IP length set to zero.  HW will later add in length
 672	 * to each TCP segment resulting from the TSO.
 673	 */
 674
 675	if (skb->protocol == cpu_to_be16(ETH_P_IP)) {
 676		ip_hdr(skb)->check = 0;
 677		tcp_hdr(skb)->check = ~csum_tcpudp_magic(ip_hdr(skb)->saddr,
 678			ip_hdr(skb)->daddr, 0, IPPROTO_TCP, 0);
 679	} else if (skb->protocol == cpu_to_be16(ETH_P_IPV6)) {
 680		tcp_v6_gso_csum_prep(skb);
 681	}
 682}
 683
 684static int enic_queue_wq_skb_tso(struct enic *enic, struct vnic_wq *wq,
 685				 struct sk_buff *skb, unsigned int mss,
 686				 int vlan_tag_insert, unsigned int vlan_tag,
 687				 int loopback)
 688{
 689	unsigned int frag_len_left = skb_headlen(skb);
 690	unsigned int len_left = skb->len - frag_len_left;
 691	int eop = (len_left == 0);
 692	unsigned int offset = 0;
 693	unsigned int hdr_len;
 694	dma_addr_t dma_addr;
 695	unsigned int pkts;
 696	unsigned int len;
 697	skb_frag_t *frag;
 698
 699	if (skb->encapsulation) {
 700		hdr_len = skb_inner_tcp_all_headers(skb);
 701		enic_preload_tcp_csum_encap(skb);
 702		enic->wq[wq->index].stats.encap_tso++;
 703	} else {
 704		hdr_len = skb_tcp_all_headers(skb);
 705		enic_preload_tcp_csum(skb);
 706		enic->wq[wq->index].stats.tso++;
 707	}
 708
 709	/* Queue WQ_ENET_MAX_DESC_LEN length descriptors
 710	 * for the main skb fragment
 711	 */
 712	while (frag_len_left) {
 713		len = min(frag_len_left, (unsigned int)WQ_ENET_MAX_DESC_LEN);
 714		dma_addr = dma_map_single(&enic->pdev->dev,
 715					  skb->data + offset, len,
 716					  DMA_TO_DEVICE);
 717		if (unlikely(enic_dma_map_check(enic, dma_addr)))
 718			return -ENOMEM;
 719		enic_queue_wq_desc_tso(wq, skb, dma_addr, len, mss, hdr_len,
 720				       vlan_tag_insert, vlan_tag,
 721				       eop && (len == frag_len_left), loopback);
 722		frag_len_left -= len;
 723		offset += len;
 724	}
 725
 726	if (eop)
 727		goto tso_out_stats;
 728
 729	/* Queue WQ_ENET_MAX_DESC_LEN length descriptors
 730	 * for additional data fragments
 731	 */
 732	for (frag = skb_shinfo(skb)->frags; len_left; frag++) {
 733		len_left -= skb_frag_size(frag);
 734		frag_len_left = skb_frag_size(frag);
 735		offset = 0;
 736
 737		while (frag_len_left) {
 738			len = min(frag_len_left,
 739				(unsigned int)WQ_ENET_MAX_DESC_LEN);
 740			dma_addr = skb_frag_dma_map(&enic->pdev->dev, frag,
 741						    offset, len,
 742						    DMA_TO_DEVICE);
 743			if (unlikely(enic_dma_map_check(enic, dma_addr)))
 744				return -ENOMEM;
 745			enic_queue_wq_desc_cont(wq, skb, dma_addr, len,
 746						(len_left == 0) &&
 747						 (len == frag_len_left),/*EOP*/
 748						loopback);
 749			frag_len_left -= len;
 750			offset += len;
 751		}
 752	}
 753
 754tso_out_stats:
 755	/* calculate how many packets tso sent */
 756	len = skb->len - hdr_len;
 757	pkts = len / mss;
 758	if ((len % mss) > 0)
 759		pkts++;
 760	enic->wq[wq->index].stats.packets += pkts;
 761	enic->wq[wq->index].stats.bytes += (len + (pkts * hdr_len));
 762
 763	return 0;
 764}
 765
 766static inline int enic_queue_wq_skb_encap(struct enic *enic, struct vnic_wq *wq,
 767					  struct sk_buff *skb,
 768					  int vlan_tag_insert,
 769					  unsigned int vlan_tag, int loopback)
 770{
 771	unsigned int head_len = skb_headlen(skb);
 772	unsigned int len_left = skb->len - head_len;
 773	/* Hardware will overwrite the checksum fields, calculating from
 774	 * scratch and ignoring the value placed by software.
 775	 * Offload mode = 00
 776	 * mss[2], mss[1], mss[0] bits are set
 777	 */
 778	unsigned int mss_or_csum = 7;
 779	int eop = (len_left == 0);
 780	dma_addr_t dma_addr;
 781	int err = 0;
 782
 783	dma_addr = dma_map_single(&enic->pdev->dev, skb->data, head_len,
 784				  DMA_TO_DEVICE);
 785	if (unlikely(enic_dma_map_check(enic, dma_addr)))
 786		return -ENOMEM;
 787
 788	enic_queue_wq_desc_ex(wq, skb, dma_addr, head_len, mss_or_csum, 0,
 789			      vlan_tag_insert, vlan_tag,
 790			      WQ_ENET_OFFLOAD_MODE_CSUM, eop, 1 /* SOP */, eop,
 791			      loopback);
 792	if (!eop)
 793		err = enic_queue_wq_skb_cont(enic, wq, skb, len_left, loopback);
 794
 795	enic->wq[wq->index].stats.encap_csum++;
 796	enic->wq[wq->index].stats.packets++;
 797	enic->wq[wq->index].stats.bytes += skb->len;
 798
 799	return err;
 800}
 801
 802static inline int enic_queue_wq_skb(struct enic *enic,
 803	struct vnic_wq *wq, struct sk_buff *skb)
 804{
 805	unsigned int mss = skb_shinfo(skb)->gso_size;
 806	unsigned int vlan_tag = 0;
 807	int vlan_tag_insert = 0;
 808	int loopback = 0;
 809	int err;
 810
 811	if (skb_vlan_tag_present(skb)) {
 812		/* VLAN tag from trunking driver */
 813		vlan_tag_insert = 1;
 814		vlan_tag = skb_vlan_tag_get(skb);
 815		enic->wq[wq->index].stats.add_vlan++;
 816	} else if (enic->loop_enable) {
 817		vlan_tag = enic->loop_tag;
 818		loopback = 1;
 819	}
 820
 821	if (mss)
 822		err = enic_queue_wq_skb_tso(enic, wq, skb, mss,
 823					    vlan_tag_insert, vlan_tag,
 824					    loopback);
 825	else if (skb->encapsulation)
 826		err = enic_queue_wq_skb_encap(enic, wq, skb, vlan_tag_insert,
 827					      vlan_tag, loopback);
 828	else if (skb->ip_summed == CHECKSUM_PARTIAL)
 829		err = enic_queue_wq_skb_csum_l4(enic, wq, skb, vlan_tag_insert,
 830						vlan_tag, loopback);
 831	else
 832		err = enic_queue_wq_skb_vlan(enic, wq, skb, vlan_tag_insert,
 833					     vlan_tag, loopback);
 834	if (unlikely(err)) {
 835		struct vnic_wq_buf *buf;
 836
 837		buf = wq->to_use->prev;
 838		/* while not EOP of previous pkt && queue not empty.
 839		 * For all non EOP bufs, os_buf is NULL.
 840		 */
 841		while (!buf->os_buf && (buf->next != wq->to_clean)) {
 842			enic_free_wq_buf(wq, buf);
 843			wq->ring.desc_avail++;
 844			buf = buf->prev;
 845		}
 846		wq->to_use = buf->next;
 847		dev_kfree_skb(skb);
 848	}
 849	return err;
 850}
 851
 852/* netif_tx_lock held, process context with BHs disabled, or BH */
 853static netdev_tx_t enic_hard_start_xmit(struct sk_buff *skb,
 854	struct net_device *netdev)
 855{
 856	struct enic *enic = netdev_priv(netdev);
 857	struct vnic_wq *wq;
 858	unsigned int txq_map;
 859	struct netdev_queue *txq;
 860
 861	txq_map = skb_get_queue_mapping(skb) % enic->wq_count;
 862	wq = &enic->wq[txq_map].vwq;
 863
 864	if (skb->len <= 0) {
 865		dev_kfree_skb_any(skb);
 866		enic->wq[wq->index].stats.null_pkt++;
 867		return NETDEV_TX_OK;
 868	}
 869
 
 
 870	txq = netdev_get_tx_queue(netdev, txq_map);
 871
 872	/* Non-TSO sends must fit within ENIC_NON_TSO_MAX_DESC descs,
 873	 * which is very likely.  In the off chance it's going to take
 874	 * more than * ENIC_NON_TSO_MAX_DESC, linearize the skb.
 875	 */
 876
 877	if (skb_shinfo(skb)->gso_size == 0 &&
 878	    skb_shinfo(skb)->nr_frags + 1 > ENIC_NON_TSO_MAX_DESC &&
 879	    skb_linearize(skb)) {
 880		dev_kfree_skb_any(skb);
 881		enic->wq[wq->index].stats.skb_linear_fail++;
 882		return NETDEV_TX_OK;
 883	}
 884
 885	spin_lock(&enic->wq[txq_map].lock);
 886
 887	if (vnic_wq_desc_avail(wq) <
 888	    skb_shinfo(skb)->nr_frags + ENIC_DESC_MAX_SPLITS) {
 889		netif_tx_stop_queue(txq);
 890		/* This is a hard error, log it */
 891		netdev_err(netdev, "BUG! Tx ring full when queue awake!\n");
 892		spin_unlock(&enic->wq[txq_map].lock);
 893		enic->wq[wq->index].stats.desc_full_awake++;
 894		return NETDEV_TX_BUSY;
 895	}
 896
 897	if (enic_queue_wq_skb(enic, wq, skb))
 898		goto error;
 899
 900	if (vnic_wq_desc_avail(wq) < MAX_SKB_FRAGS + ENIC_DESC_MAX_SPLITS) {
 901		netif_tx_stop_queue(txq);
 902		enic->wq[wq->index].stats.stopped++;
 903	}
 904	skb_tx_timestamp(skb);
 905	if (!netdev_xmit_more() || netif_xmit_stopped(txq))
 906		vnic_wq_doorbell(wq);
 907
 908error:
 909	spin_unlock(&enic->wq[txq_map].lock);
 910
 911	return NETDEV_TX_OK;
 912}
 913
 914/* rcu_read_lock potentially held, nominally process context */
 915static void enic_get_stats(struct net_device *netdev,
 916			   struct rtnl_link_stats64 *net_stats)
 917{
 918	struct enic *enic = netdev_priv(netdev);
 919	struct vnic_stats *stats;
 920	u64 pkt_truncated = 0;
 921	u64 bad_fcs = 0;
 922	int err;
 923	int i;
 924
 925	err = enic_dev_stats_dump(enic, &stats);
 926	/* return only when dma_alloc_coherent fails in vnic_dev_stats_dump
 927	 * For other failures, like devcmd failure, we return previously
 928	 * recorded stats.
 929	 */
 930	if (err == -ENOMEM)
 931		return;
 932
 933	net_stats->tx_packets = stats->tx.tx_frames_ok;
 934	net_stats->tx_bytes = stats->tx.tx_bytes_ok;
 935	net_stats->tx_errors = stats->tx.tx_errors;
 936	net_stats->tx_dropped = stats->tx.tx_drops;
 937
 938	net_stats->rx_packets = stats->rx.rx_frames_ok;
 939	net_stats->rx_bytes = stats->rx.rx_bytes_ok;
 940	net_stats->rx_errors = stats->rx.rx_errors;
 941	net_stats->multicast = stats->rx.rx_multicast_frames_ok;
 942
 943	for (i = 0; i < enic->rq_count; i++) {
 944		struct enic_rq_stats *rqs = &enic->rq[i].stats;
 945
 946		if (!enic->rq[i].vrq.ctrl)
 947			break;
 948		pkt_truncated += rqs->pkt_truncated;
 949		bad_fcs += rqs->bad_fcs;
 950	}
 951	net_stats->rx_over_errors = pkt_truncated;
 952	net_stats->rx_crc_errors = bad_fcs;
 953	net_stats->rx_dropped = stats->rx.rx_no_bufs + stats->rx.rx_drop;
 954}
 955
 956static int enic_mc_sync(struct net_device *netdev, const u8 *mc_addr)
 957{
 958	struct enic *enic = netdev_priv(netdev);
 959
 960	if (enic->mc_count == ENIC_MULTICAST_PERFECT_FILTERS) {
 961		unsigned int mc_count = netdev_mc_count(netdev);
 962
 963		netdev_warn(netdev, "Registering only %d out of %d multicast addresses\n",
 964			    ENIC_MULTICAST_PERFECT_FILTERS, mc_count);
 965
 966		return -ENOSPC;
 967	}
 968
 969	enic_dev_add_addr(enic, mc_addr);
 970	enic->mc_count++;
 971
 972	return 0;
 973}
 974
 975static int enic_mc_unsync(struct net_device *netdev, const u8 *mc_addr)
 976{
 977	struct enic *enic = netdev_priv(netdev);
 978
 979	enic_dev_del_addr(enic, mc_addr);
 980	enic->mc_count--;
 981
 982	return 0;
 983}
 984
 985static int enic_uc_sync(struct net_device *netdev, const u8 *uc_addr)
 986{
 987	struct enic *enic = netdev_priv(netdev);
 988
 989	if (enic->uc_count == ENIC_UNICAST_PERFECT_FILTERS) {
 990		unsigned int uc_count = netdev_uc_count(netdev);
 991
 992		netdev_warn(netdev, "Registering only %d out of %d unicast addresses\n",
 993			    ENIC_UNICAST_PERFECT_FILTERS, uc_count);
 994
 995		return -ENOSPC;
 996	}
 997
 998	enic_dev_add_addr(enic, uc_addr);
 999	enic->uc_count++;
1000
1001	return 0;
1002}
1003
1004static int enic_uc_unsync(struct net_device *netdev, const u8 *uc_addr)
1005{
1006	struct enic *enic = netdev_priv(netdev);
1007
1008	enic_dev_del_addr(enic, uc_addr);
1009	enic->uc_count--;
1010
1011	return 0;
1012}
1013
1014void enic_reset_addr_lists(struct enic *enic)
1015{
1016	struct net_device *netdev = enic->netdev;
1017
1018	__dev_uc_unsync(netdev, NULL);
1019	__dev_mc_unsync(netdev, NULL);
1020
1021	enic->mc_count = 0;
1022	enic->uc_count = 0;
1023	enic->flags = 0;
1024}
1025
1026static int enic_set_mac_addr(struct net_device *netdev, char *addr)
1027{
1028	struct enic *enic = netdev_priv(netdev);
1029
1030	if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic)) {
1031		if (!is_valid_ether_addr(addr) && !is_zero_ether_addr(addr))
1032			return -EADDRNOTAVAIL;
1033	} else {
1034		if (!is_valid_ether_addr(addr))
1035			return -EADDRNOTAVAIL;
1036	}
1037
1038	eth_hw_addr_set(netdev, addr);
1039
1040	return 0;
1041}
1042
1043static int enic_set_mac_address_dynamic(struct net_device *netdev, void *p)
1044{
1045	struct enic *enic = netdev_priv(netdev);
1046	struct sockaddr *saddr = p;
1047	char *addr = saddr->sa_data;
1048	int err;
1049
1050	if (netif_running(enic->netdev)) {
1051		err = enic_dev_del_station_addr(enic);
1052		if (err)
1053			return err;
1054	}
1055
1056	err = enic_set_mac_addr(netdev, addr);
1057	if (err)
1058		return err;
1059
1060	if (netif_running(enic->netdev)) {
1061		err = enic_dev_add_station_addr(enic);
1062		if (err)
1063			return err;
1064	}
1065
1066	return err;
1067}
1068
1069static int enic_set_mac_address(struct net_device *netdev, void *p)
1070{
1071	struct sockaddr *saddr = p;
1072	char *addr = saddr->sa_data;
1073	struct enic *enic = netdev_priv(netdev);
1074	int err;
1075
1076	err = enic_dev_del_station_addr(enic);
1077	if (err)
1078		return err;
1079
1080	err = enic_set_mac_addr(netdev, addr);
1081	if (err)
1082		return err;
1083
1084	return enic_dev_add_station_addr(enic);
1085}
1086
1087/* netif_tx_lock held, BHs disabled */
1088static void enic_set_rx_mode(struct net_device *netdev)
1089{
1090	struct enic *enic = netdev_priv(netdev);
1091	int directed = 1;
1092	int multicast = (netdev->flags & IFF_MULTICAST) ? 1 : 0;
1093	int broadcast = (netdev->flags & IFF_BROADCAST) ? 1 : 0;
1094	int promisc = (netdev->flags & IFF_PROMISC) ||
1095		netdev_uc_count(netdev) > ENIC_UNICAST_PERFECT_FILTERS;
1096	int allmulti = (netdev->flags & IFF_ALLMULTI) ||
1097		netdev_mc_count(netdev) > ENIC_MULTICAST_PERFECT_FILTERS;
1098	unsigned int flags = netdev->flags |
1099		(allmulti ? IFF_ALLMULTI : 0) |
1100		(promisc ? IFF_PROMISC : 0);
1101
1102	if (enic->flags != flags) {
1103		enic->flags = flags;
1104		enic_dev_packet_filter(enic, directed,
1105			multicast, broadcast, promisc, allmulti);
1106	}
1107
1108	if (!promisc) {
1109		__dev_uc_sync(netdev, enic_uc_sync, enic_uc_unsync);
1110		if (!allmulti)
1111			__dev_mc_sync(netdev, enic_mc_sync, enic_mc_unsync);
1112	}
1113}
1114
1115/* netif_tx_lock held, BHs disabled */
1116static void enic_tx_timeout(struct net_device *netdev, unsigned int txqueue)
1117{
1118	struct enic *enic = netdev_priv(netdev);
1119	schedule_work(&enic->tx_hang_reset);
1120}
1121
1122static int enic_set_vf_mac(struct net_device *netdev, int vf, u8 *mac)
1123{
1124	struct enic *enic = netdev_priv(netdev);
1125	struct enic_port_profile *pp;
1126	int err;
1127
1128	ENIC_PP_BY_INDEX(enic, vf, pp, &err);
1129	if (err)
1130		return err;
1131
1132	if (is_valid_ether_addr(mac) || is_zero_ether_addr(mac)) {
1133		if (vf == PORT_SELF_VF) {
1134			memcpy(pp->vf_mac, mac, ETH_ALEN);
1135			return 0;
1136		} else {
1137			/*
1138			 * For sriov vf's set the mac in hw
1139			 */
1140			ENIC_DEVCMD_PROXY_BY_INDEX(vf, err, enic,
1141				vnic_dev_set_mac_addr, mac);
1142			return enic_dev_status_to_errno(err);
1143		}
1144	} else
1145		return -EINVAL;
1146}
1147
1148static int enic_set_vf_port(struct net_device *netdev, int vf,
1149	struct nlattr *port[])
1150{
1151	static const u8 zero_addr[ETH_ALEN] = {};
1152	struct enic *enic = netdev_priv(netdev);
1153	struct enic_port_profile prev_pp;
1154	struct enic_port_profile *pp;
1155	int err = 0, restore_pp = 1;
1156
1157	ENIC_PP_BY_INDEX(enic, vf, pp, &err);
1158	if (err)
1159		return err;
1160
1161	if (!port[IFLA_PORT_REQUEST])
1162		return -EOPNOTSUPP;
1163
1164	memcpy(&prev_pp, pp, sizeof(*enic->pp));
1165	memset(pp, 0, sizeof(*enic->pp));
1166
1167	pp->set |= ENIC_SET_REQUEST;
1168	pp->request = nla_get_u8(port[IFLA_PORT_REQUEST]);
1169
1170	if (port[IFLA_PORT_PROFILE]) {
1171		if (nla_len(port[IFLA_PORT_PROFILE]) != PORT_PROFILE_MAX) {
1172			memcpy(pp, &prev_pp, sizeof(*pp));
1173			return -EINVAL;
1174		}
1175		pp->set |= ENIC_SET_NAME;
1176		memcpy(pp->name, nla_data(port[IFLA_PORT_PROFILE]),
1177			PORT_PROFILE_MAX);
1178	}
1179
1180	if (port[IFLA_PORT_INSTANCE_UUID]) {
1181		if (nla_len(port[IFLA_PORT_INSTANCE_UUID]) != PORT_UUID_MAX) {
1182			memcpy(pp, &prev_pp, sizeof(*pp));
1183			return -EINVAL;
1184		}
1185		pp->set |= ENIC_SET_INSTANCE;
1186		memcpy(pp->instance_uuid,
1187			nla_data(port[IFLA_PORT_INSTANCE_UUID]), PORT_UUID_MAX);
1188	}
1189
1190	if (port[IFLA_PORT_HOST_UUID]) {
1191		if (nla_len(port[IFLA_PORT_HOST_UUID]) != PORT_UUID_MAX) {
1192			memcpy(pp, &prev_pp, sizeof(*pp));
1193			return -EINVAL;
1194		}
1195		pp->set |= ENIC_SET_HOST;
1196		memcpy(pp->host_uuid,
1197			nla_data(port[IFLA_PORT_HOST_UUID]), PORT_UUID_MAX);
1198	}
1199
1200	if (vf == PORT_SELF_VF) {
1201		/* Special case handling: mac came from IFLA_VF_MAC */
1202		if (!is_zero_ether_addr(prev_pp.vf_mac))
1203			memcpy(pp->mac_addr, prev_pp.vf_mac, ETH_ALEN);
1204
1205		if (is_zero_ether_addr(netdev->dev_addr))
1206			eth_hw_addr_random(netdev);
1207	} else {
1208		/* SR-IOV VF: get mac from adapter */
1209		ENIC_DEVCMD_PROXY_BY_INDEX(vf, err, enic,
1210			vnic_dev_get_mac_addr, pp->mac_addr);
1211		if (err) {
1212			netdev_err(netdev, "Error getting mac for vf %d\n", vf);
1213			memcpy(pp, &prev_pp, sizeof(*pp));
1214			return enic_dev_status_to_errno(err);
1215		}
1216	}
1217
1218	err = enic_process_set_pp_request(enic, vf, &prev_pp, &restore_pp);
1219	if (err) {
1220		if (restore_pp) {
1221			/* Things are still the way they were: Implicit
1222			 * DISASSOCIATE failed
1223			 */
1224			memcpy(pp, &prev_pp, sizeof(*pp));
1225		} else {
1226			memset(pp, 0, sizeof(*pp));
1227			if (vf == PORT_SELF_VF)
1228				eth_hw_addr_set(netdev, zero_addr);
1229		}
1230	} else {
1231		/* Set flag to indicate that the port assoc/disassoc
1232		 * request has been sent out to fw
1233		 */
1234		pp->set |= ENIC_PORT_REQUEST_APPLIED;
1235
1236		/* If DISASSOCIATE, clean up all assigned/saved macaddresses */
1237		if (pp->request == PORT_REQUEST_DISASSOCIATE) {
1238			eth_zero_addr(pp->mac_addr);
1239			if (vf == PORT_SELF_VF)
1240				eth_hw_addr_set(netdev, zero_addr);
1241		}
1242	}
1243
1244	if (vf == PORT_SELF_VF)
1245		eth_zero_addr(pp->vf_mac);
1246
1247	return err;
1248}
1249
1250static int enic_get_vf_port(struct net_device *netdev, int vf,
1251	struct sk_buff *skb)
1252{
1253	struct enic *enic = netdev_priv(netdev);
1254	u16 response = PORT_PROFILE_RESPONSE_SUCCESS;
1255	struct enic_port_profile *pp;
1256	int err;
1257
1258	ENIC_PP_BY_INDEX(enic, vf, pp, &err);
1259	if (err)
1260		return err;
1261
1262	if (!(pp->set & ENIC_PORT_REQUEST_APPLIED))
1263		return -ENODATA;
1264
1265	err = enic_process_get_pp_request(enic, vf, pp->request, &response);
1266	if (err)
1267		return err;
1268
1269	if (nla_put_u16(skb, IFLA_PORT_REQUEST, pp->request) ||
1270	    nla_put_u16(skb, IFLA_PORT_RESPONSE, response) ||
1271	    ((pp->set & ENIC_SET_NAME) &&
1272	     nla_put(skb, IFLA_PORT_PROFILE, PORT_PROFILE_MAX, pp->name)) ||
1273	    ((pp->set & ENIC_SET_INSTANCE) &&
1274	     nla_put(skb, IFLA_PORT_INSTANCE_UUID, PORT_UUID_MAX,
1275		     pp->instance_uuid)) ||
1276	    ((pp->set & ENIC_SET_HOST) &&
1277	     nla_put(skb, IFLA_PORT_HOST_UUID, PORT_UUID_MAX, pp->host_uuid)))
1278		goto nla_put_failure;
1279	return 0;
1280
1281nla_put_failure:
1282	return -EMSGSIZE;
1283}
1284
1285static void enic_free_rq_buf(struct vnic_rq *rq, struct vnic_rq_buf *buf)
1286{
1287	struct enic *enic = vnic_dev_priv(rq->vdev);
1288
1289	if (!buf->os_buf)
1290		return;
1291
1292	dma_unmap_single(&enic->pdev->dev, buf->dma_addr, buf->len,
1293			 DMA_FROM_DEVICE);
1294	dev_kfree_skb_any(buf->os_buf);
1295	buf->os_buf = NULL;
1296}
1297
1298static int enic_rq_alloc_buf(struct vnic_rq *rq)
1299{
1300	struct enic *enic = vnic_dev_priv(rq->vdev);
1301	struct net_device *netdev = enic->netdev;
1302	struct sk_buff *skb;
1303	unsigned int len = netdev->mtu + VLAN_ETH_HLEN;
1304	unsigned int os_buf_index = 0;
1305	dma_addr_t dma_addr;
1306	struct vnic_rq_buf *buf = rq->to_use;
1307
1308	if (buf->os_buf) {
1309		enic_queue_rq_desc(rq, buf->os_buf, os_buf_index, buf->dma_addr,
1310				   buf->len);
1311
1312		return 0;
1313	}
1314	skb = netdev_alloc_skb_ip_align(netdev, len);
1315	if (!skb) {
1316		enic->rq[rq->index].stats.no_skb++;
1317		return -ENOMEM;
1318	}
1319
1320	dma_addr = dma_map_single(&enic->pdev->dev, skb->data, len,
1321				  DMA_FROM_DEVICE);
1322	if (unlikely(enic_dma_map_check(enic, dma_addr))) {
1323		dev_kfree_skb(skb);
1324		return -ENOMEM;
1325	}
1326
1327	enic_queue_rq_desc(rq, skb, os_buf_index,
1328		dma_addr, len);
1329
1330	return 0;
1331}
1332
1333static void enic_intr_update_pkt_size(struct vnic_rx_bytes_counter *pkt_size,
1334				      u32 pkt_len)
1335{
1336	if (ENIC_LARGE_PKT_THRESHOLD <= pkt_len)
1337		pkt_size->large_pkt_bytes_cnt += pkt_len;
1338	else
1339		pkt_size->small_pkt_bytes_cnt += pkt_len;
1340}
1341
1342static bool enic_rxcopybreak(struct net_device *netdev, struct sk_buff **skb,
1343			     struct vnic_rq_buf *buf, u16 len)
1344{
1345	struct enic *enic = netdev_priv(netdev);
1346	struct sk_buff *new_skb;
1347
1348	if (len > enic->rx_copybreak)
1349		return false;
1350	new_skb = netdev_alloc_skb_ip_align(netdev, len);
1351	if (!new_skb)
1352		return false;
1353	dma_sync_single_for_cpu(&enic->pdev->dev, buf->dma_addr, len,
1354				DMA_FROM_DEVICE);
1355	memcpy(new_skb->data, (*skb)->data, len);
1356	*skb = new_skb;
1357
1358	return true;
1359}
1360
1361static void enic_rq_indicate_buf(struct vnic_rq *rq,
1362	struct cq_desc *cq_desc, struct vnic_rq_buf *buf,
1363	int skipped, void *opaque)
1364{
1365	struct enic *enic = vnic_dev_priv(rq->vdev);
1366	struct net_device *netdev = enic->netdev;
1367	struct sk_buff *skb;
1368	struct vnic_cq *cq = &enic->cq[enic_cq_rq(enic, rq->index)];
1369	struct enic_rq_stats *rqstats = &enic->rq[rq->index].stats;
1370
1371	u8 type, color, eop, sop, ingress_port, vlan_stripped;
1372	u8 fcoe, fcoe_sof, fcoe_fc_crc_ok, fcoe_enc_error, fcoe_eof;
1373	u8 tcp_udp_csum_ok, udp, tcp, ipv4_csum_ok;
1374	u8 ipv6, ipv4, ipv4_fragment, fcs_ok, rss_type, csum_not_calc;
1375	u8 packet_error;
1376	u16 q_number, completed_index, bytes_written, vlan_tci, checksum;
1377	u32 rss_hash;
1378	bool outer_csum_ok = true, encap = false;
1379
1380	rqstats->packets++;
1381	if (skipped) {
1382		rqstats->desc_skip++;
1383		return;
1384	}
1385
1386	skb = buf->os_buf;
1387
1388	cq_enet_rq_desc_dec((struct cq_enet_rq_desc *)cq_desc,
1389		&type, &color, &q_number, &completed_index,
1390		&ingress_port, &fcoe, &eop, &sop, &rss_type,
1391		&csum_not_calc, &rss_hash, &bytes_written,
1392		&packet_error, &vlan_stripped, &vlan_tci, &checksum,
1393		&fcoe_sof, &fcoe_fc_crc_ok, &fcoe_enc_error,
1394		&fcoe_eof, &tcp_udp_csum_ok, &udp, &tcp,
1395		&ipv4_csum_ok, &ipv6, &ipv4, &ipv4_fragment,
1396		&fcs_ok);
1397
1398	if (packet_error) {
1399
1400		if (!fcs_ok) {
1401			if (bytes_written > 0)
1402				rqstats->bad_fcs++;
1403			else if (bytes_written == 0)
1404				rqstats->pkt_truncated++;
1405		}
1406
1407		dma_unmap_single(&enic->pdev->dev, buf->dma_addr, buf->len,
1408				 DMA_FROM_DEVICE);
1409		dev_kfree_skb_any(skb);
1410		buf->os_buf = NULL;
1411
1412		return;
1413	}
1414
1415	if (eop && bytes_written > 0) {
1416
1417		/* Good receive
1418		 */
1419		rqstats->bytes += bytes_written;
1420		if (!enic_rxcopybreak(netdev, &skb, buf, bytes_written)) {
1421			buf->os_buf = NULL;
1422			dma_unmap_single(&enic->pdev->dev, buf->dma_addr,
1423					 buf->len, DMA_FROM_DEVICE);
1424		}
1425		prefetch(skb->data - NET_IP_ALIGN);
1426
1427		skb_put(skb, bytes_written);
1428		skb->protocol = eth_type_trans(skb, netdev);
1429		skb_record_rx_queue(skb, q_number);
1430		if ((netdev->features & NETIF_F_RXHASH) && rss_hash &&
1431		    (type == 3)) {
1432			switch (rss_type) {
1433			case CQ_ENET_RQ_DESC_RSS_TYPE_TCP_IPv4:
1434			case CQ_ENET_RQ_DESC_RSS_TYPE_TCP_IPv6:
1435			case CQ_ENET_RQ_DESC_RSS_TYPE_TCP_IPv6_EX:
1436				skb_set_hash(skb, rss_hash, PKT_HASH_TYPE_L4);
1437				rqstats->l4_rss_hash++;
1438				break;
1439			case CQ_ENET_RQ_DESC_RSS_TYPE_IPv4:
1440			case CQ_ENET_RQ_DESC_RSS_TYPE_IPv6:
1441			case CQ_ENET_RQ_DESC_RSS_TYPE_IPv6_EX:
1442				skb_set_hash(skb, rss_hash, PKT_HASH_TYPE_L3);
1443				rqstats->l3_rss_hash++;
1444				break;
1445			}
1446		}
1447		if (enic->vxlan.vxlan_udp_port_number) {
1448			switch (enic->vxlan.patch_level) {
1449			case 0:
1450				if (fcoe) {
1451					encap = true;
1452					outer_csum_ok = fcoe_fc_crc_ok;
1453				}
1454				break;
1455			case 2:
1456				if ((type == 7) &&
1457				    (rss_hash & BIT(0))) {
1458					encap = true;
1459					outer_csum_ok = (rss_hash & BIT(1)) &&
1460							(rss_hash & BIT(2));
1461				}
1462				break;
1463			}
1464		}
1465
1466		/* Hardware does not provide whole packet checksum. It only
1467		 * provides pseudo checksum. Since hw validates the packet
1468		 * checksum but not provide us the checksum value. use
1469		 * CHECSUM_UNNECESSARY.
1470		 *
1471		 * In case of encap pkt tcp_udp_csum_ok/tcp_udp_csum_ok is
1472		 * inner csum_ok. outer_csum_ok is set by hw when outer udp
1473		 * csum is correct or is zero.
1474		 */
1475		if ((netdev->features & NETIF_F_RXCSUM) && !csum_not_calc &&
1476		    tcp_udp_csum_ok && outer_csum_ok &&
1477		    (ipv4_csum_ok || ipv6)) {
1478			skb->ip_summed = CHECKSUM_UNNECESSARY;
1479			skb->csum_level = encap;
1480			if (encap)
1481				rqstats->csum_unnecessary_encap++;
1482			else
1483				rqstats->csum_unnecessary++;
1484		}
1485
1486		if (vlan_stripped) {
1487			__vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), vlan_tci);
1488			rqstats->vlan_stripped++;
1489		}
1490		skb_mark_napi_id(skb, &enic->napi[rq->index]);
1491		if (!(netdev->features & NETIF_F_GRO))
1492			netif_receive_skb(skb);
1493		else
1494			napi_gro_receive(&enic->napi[q_number], skb);
1495		if (enic->rx_coalesce_setting.use_adaptive_rx_coalesce)
1496			enic_intr_update_pkt_size(&cq->pkt_size_counter,
1497						  bytes_written);
1498	} else {
1499
1500		/* Buffer overflow
1501		 */
1502		rqstats->pkt_truncated++;
1503		dma_unmap_single(&enic->pdev->dev, buf->dma_addr, buf->len,
1504				 DMA_FROM_DEVICE);
1505		dev_kfree_skb_any(skb);
1506		buf->os_buf = NULL;
1507	}
1508}
1509
1510static int enic_rq_service(struct vnic_dev *vdev, struct cq_desc *cq_desc,
1511	u8 type, u16 q_number, u16 completed_index, void *opaque)
1512{
1513	struct enic *enic = vnic_dev_priv(vdev);
1514
1515	vnic_rq_service(&enic->rq[q_number].vrq, cq_desc,
1516		completed_index, VNIC_RQ_RETURN_DESC,
1517		enic_rq_indicate_buf, opaque);
1518
1519	return 0;
1520}
1521
1522static void enic_set_int_moderation(struct enic *enic, struct vnic_rq *rq)
1523{
1524	unsigned int intr = enic_msix_rq_intr(enic, rq->index);
1525	struct vnic_cq *cq = &enic->cq[enic_cq_rq(enic, rq->index)];
1526	u32 timer = cq->tobe_rx_coal_timeval;
1527
1528	if (cq->tobe_rx_coal_timeval != cq->cur_rx_coal_timeval) {
1529		vnic_intr_coalescing_timer_set(&enic->intr[intr], timer);
1530		cq->cur_rx_coal_timeval = cq->tobe_rx_coal_timeval;
1531	}
1532}
1533
1534static void enic_calc_int_moderation(struct enic *enic, struct vnic_rq *rq)
1535{
1536	struct enic_rx_coal *rx_coal = &enic->rx_coalesce_setting;
1537	struct vnic_cq *cq = &enic->cq[enic_cq_rq(enic, rq->index)];
1538	struct vnic_rx_bytes_counter *pkt_size_counter = &cq->pkt_size_counter;
1539	int index;
1540	u32 timer;
1541	u32 range_start;
1542	u32 traffic;
1543	u64 delta;
1544	ktime_t now = ktime_get();
1545
1546	delta = ktime_us_delta(now, cq->prev_ts);
1547	if (delta < ENIC_AIC_TS_BREAK)
1548		return;
1549	cq->prev_ts = now;
1550
1551	traffic = pkt_size_counter->large_pkt_bytes_cnt +
1552		  pkt_size_counter->small_pkt_bytes_cnt;
1553	/* The table takes Mbps
1554	 * traffic *= 8    => bits
1555	 * traffic *= (10^6 / delta)    => bps
1556	 * traffic /= 10^6     => Mbps
1557	 *
1558	 * Combining, traffic *= (8 / delta)
1559	 */
1560
1561	traffic <<= 3;
1562	traffic = delta > UINT_MAX ? 0 : traffic / (u32)delta;
1563
1564	for (index = 0; index < ENIC_MAX_COALESCE_TIMERS; index++)
1565		if (traffic < mod_table[index].rx_rate)
1566			break;
1567	range_start = (pkt_size_counter->small_pkt_bytes_cnt >
1568		       pkt_size_counter->large_pkt_bytes_cnt << 1) ?
1569		      rx_coal->small_pkt_range_start :
1570		      rx_coal->large_pkt_range_start;
1571	timer = range_start + ((rx_coal->range_end - range_start) *
1572			       mod_table[index].range_percent / 100);
1573	/* Damping */
1574	cq->tobe_rx_coal_timeval = (timer + cq->tobe_rx_coal_timeval) >> 1;
1575
1576	pkt_size_counter->large_pkt_bytes_cnt = 0;
1577	pkt_size_counter->small_pkt_bytes_cnt = 0;
1578}
1579
1580static int enic_poll(struct napi_struct *napi, int budget)
1581{
1582	struct net_device *netdev = napi->dev;
1583	struct enic *enic = netdev_priv(netdev);
1584	unsigned int cq_rq = enic_cq_rq(enic, 0);
1585	unsigned int cq_wq = enic_cq_wq(enic, 0);
1586	unsigned int intr = ENIC_LEGACY_IO_INTR;
1587	unsigned int rq_work_to_do = budget;
1588	unsigned int wq_work_to_do = ENIC_WQ_NAPI_BUDGET;
1589	unsigned int  work_done, rq_work_done = 0, wq_work_done;
1590	int err;
1591
1592	wq_work_done = vnic_cq_service(&enic->cq[cq_wq], wq_work_to_do,
1593				       enic_wq_service, NULL);
1594
1595	if (budget > 0)
1596		rq_work_done = vnic_cq_service(&enic->cq[cq_rq],
1597			rq_work_to_do, enic_rq_service, NULL);
1598
1599	/* Accumulate intr event credits for this polling
1600	 * cycle.  An intr event is the completion of a
1601	 * a WQ or RQ packet.
1602	 */
1603
1604	work_done = rq_work_done + wq_work_done;
1605
1606	if (work_done > 0)
1607		vnic_intr_return_credits(&enic->intr[intr],
1608			work_done,
1609			0 /* don't unmask intr */,
1610			0 /* don't reset intr timer */);
1611
1612	err = vnic_rq_fill(&enic->rq[0].vrq, enic_rq_alloc_buf);
1613
1614	/* Buffer allocation failed. Stay in polling
1615	 * mode so we can try to fill the ring again.
1616	 */
1617
1618	if (err)
1619		rq_work_done = rq_work_to_do;
1620	if (enic->rx_coalesce_setting.use_adaptive_rx_coalesce)
1621		/* Call the function which refreshes the intr coalescing timer
1622		 * value based on the traffic.
1623		 */
1624		enic_calc_int_moderation(enic, &enic->rq[0].vrq);
1625
1626	if ((rq_work_done < budget) && napi_complete_done(napi, rq_work_done)) {
1627
1628		/* Some work done, but not enough to stay in polling,
1629		 * exit polling
1630		 */
1631
1632		if (enic->rx_coalesce_setting.use_adaptive_rx_coalesce)
1633			enic_set_int_moderation(enic, &enic->rq[0].vrq);
1634		vnic_intr_unmask(&enic->intr[intr]);
1635		enic->rq[0].stats.napi_complete++;
1636	} else {
1637		enic->rq[0].stats.napi_repoll++;
1638	}
1639
1640	return rq_work_done;
1641}
1642
1643#ifdef CONFIG_RFS_ACCEL
1644static void enic_free_rx_cpu_rmap(struct enic *enic)
1645{
1646	free_irq_cpu_rmap(enic->netdev->rx_cpu_rmap);
1647	enic->netdev->rx_cpu_rmap = NULL;
1648}
1649
1650static void enic_set_rx_cpu_rmap(struct enic *enic)
1651{
1652	int i, res;
1653
1654	if (vnic_dev_get_intr_mode(enic->vdev) == VNIC_DEV_INTR_MODE_MSIX) {
1655		enic->netdev->rx_cpu_rmap = alloc_irq_cpu_rmap(enic->rq_count);
1656		if (unlikely(!enic->netdev->rx_cpu_rmap))
1657			return;
1658		for (i = 0; i < enic->rq_count; i++) {
1659			res = irq_cpu_rmap_add(enic->netdev->rx_cpu_rmap,
1660					       enic->msix_entry[i].vector);
1661			if (unlikely(res)) {
1662				enic_free_rx_cpu_rmap(enic);
1663				return;
1664			}
1665		}
1666	}
1667}
1668
1669#else
1670
1671static void enic_free_rx_cpu_rmap(struct enic *enic)
1672{
1673}
1674
1675static void enic_set_rx_cpu_rmap(struct enic *enic)
1676{
1677}
1678
1679#endif /* CONFIG_RFS_ACCEL */
1680
1681static int enic_poll_msix_wq(struct napi_struct *napi, int budget)
1682{
1683	struct net_device *netdev = napi->dev;
1684	struct enic *enic = netdev_priv(netdev);
1685	unsigned int wq_index = (napi - &enic->napi[0]) - enic->rq_count;
1686	struct vnic_wq *wq = &enic->wq[wq_index].vwq;
1687	unsigned int cq;
1688	unsigned int intr;
1689	unsigned int wq_work_to_do = ENIC_WQ_NAPI_BUDGET;
1690	unsigned int wq_work_done;
1691	unsigned int wq_irq;
1692
1693	wq_irq = wq->index;
1694	cq = enic_cq_wq(enic, wq_irq);
1695	intr = enic_msix_wq_intr(enic, wq_irq);
1696	wq_work_done = vnic_cq_service(&enic->cq[cq], wq_work_to_do,
1697				       enic_wq_service, NULL);
1698
1699	vnic_intr_return_credits(&enic->intr[intr], wq_work_done,
1700				 0 /* don't unmask intr */,
1701				 1 /* reset intr timer */);
1702	if (!wq_work_done) {
1703		napi_complete(napi);
1704		vnic_intr_unmask(&enic->intr[intr]);
1705		return 0;
1706	}
1707
1708	return budget;
1709}
1710
1711static int enic_poll_msix_rq(struct napi_struct *napi, int budget)
1712{
1713	struct net_device *netdev = napi->dev;
1714	struct enic *enic = netdev_priv(netdev);
1715	unsigned int rq = (napi - &enic->napi[0]);
1716	unsigned int cq = enic_cq_rq(enic, rq);
1717	unsigned int intr = enic_msix_rq_intr(enic, rq);
1718	unsigned int work_to_do = budget;
1719	unsigned int work_done = 0;
1720	int err;
1721
1722	/* Service RQ
1723	 */
1724
1725	if (budget > 0)
1726		work_done = vnic_cq_service(&enic->cq[cq],
1727			work_to_do, enic_rq_service, NULL);
1728
1729	/* Return intr event credits for this polling
1730	 * cycle.  An intr event is the completion of a
1731	 * RQ packet.
1732	 */
1733
1734	if (work_done > 0)
1735		vnic_intr_return_credits(&enic->intr[intr],
1736			work_done,
1737			0 /* don't unmask intr */,
1738			0 /* don't reset intr timer */);
1739
1740	err = vnic_rq_fill(&enic->rq[rq].vrq, enic_rq_alloc_buf);
1741
1742	/* Buffer allocation failed. Stay in polling mode
1743	 * so we can try to fill the ring again.
1744	 */
1745
1746	if (err)
1747		work_done = work_to_do;
1748	if (enic->rx_coalesce_setting.use_adaptive_rx_coalesce)
1749		/* Call the function which refreshes the intr coalescing timer
1750		 * value based on the traffic.
1751		 */
1752		enic_calc_int_moderation(enic, &enic->rq[rq].vrq);
1753
1754	if ((work_done < budget) && napi_complete_done(napi, work_done)) {
1755
1756		/* Some work done, but not enough to stay in polling,
1757		 * exit polling
1758		 */
1759
1760		if (enic->rx_coalesce_setting.use_adaptive_rx_coalesce)
1761			enic_set_int_moderation(enic, &enic->rq[rq].vrq);
1762		vnic_intr_unmask(&enic->intr[intr]);
1763		enic->rq[rq].stats.napi_complete++;
1764	} else {
1765		enic->rq[rq].stats.napi_repoll++;
1766	}
1767
1768	return work_done;
1769}
1770
1771static void enic_notify_timer(struct timer_list *t)
1772{
1773	struct enic *enic = from_timer(enic, t, notify_timer);
1774
1775	enic_notify_check(enic);
1776
1777	mod_timer(&enic->notify_timer,
1778		round_jiffies(jiffies + ENIC_NOTIFY_TIMER_PERIOD));
1779}
1780
1781static void enic_free_intr(struct enic *enic)
1782{
1783	struct net_device *netdev = enic->netdev;
1784	unsigned int i;
1785
1786	enic_free_rx_cpu_rmap(enic);
1787	switch (vnic_dev_get_intr_mode(enic->vdev)) {
1788	case VNIC_DEV_INTR_MODE_INTX:
1789		free_irq(enic->pdev->irq, netdev);
1790		break;
1791	case VNIC_DEV_INTR_MODE_MSI:
1792		free_irq(enic->pdev->irq, enic);
1793		break;
1794	case VNIC_DEV_INTR_MODE_MSIX:
1795		for (i = 0; i < enic->intr_count; i++)
1796			if (enic->msix[i].requested)
1797				free_irq(enic->msix_entry[i].vector,
1798					enic->msix[i].devid);
1799		break;
1800	default:
1801		break;
1802	}
1803}
1804
1805static int enic_request_intr(struct enic *enic)
1806{
1807	struct net_device *netdev = enic->netdev;
1808	unsigned int i, intr;
1809	int err = 0;
1810
1811	enic_set_rx_cpu_rmap(enic);
1812	switch (vnic_dev_get_intr_mode(enic->vdev)) {
1813
1814	case VNIC_DEV_INTR_MODE_INTX:
1815
1816		err = request_irq(enic->pdev->irq, enic_isr_legacy,
1817			IRQF_SHARED, netdev->name, netdev);
1818		break;
1819
1820	case VNIC_DEV_INTR_MODE_MSI:
1821
1822		err = request_irq(enic->pdev->irq, enic_isr_msi,
1823			0, netdev->name, enic);
1824		break;
1825
1826	case VNIC_DEV_INTR_MODE_MSIX:
1827
1828		for (i = 0; i < enic->rq_count; i++) {
1829			intr = enic_msix_rq_intr(enic, i);
1830			snprintf(enic->msix[intr].devname,
1831				sizeof(enic->msix[intr].devname),
1832				"%s-rx-%u", netdev->name, i);
1833			enic->msix[intr].isr = enic_isr_msix;
1834			enic->msix[intr].devid = &enic->napi[i];
1835		}
1836
1837		for (i = 0; i < enic->wq_count; i++) {
1838			int wq = enic_cq_wq(enic, i);
1839
1840			intr = enic_msix_wq_intr(enic, i);
1841			snprintf(enic->msix[intr].devname,
1842				sizeof(enic->msix[intr].devname),
1843				"%s-tx-%u", netdev->name, i);
1844			enic->msix[intr].isr = enic_isr_msix;
1845			enic->msix[intr].devid = &enic->napi[wq];
1846		}
1847
1848		intr = enic_msix_err_intr(enic);
1849		snprintf(enic->msix[intr].devname,
1850			sizeof(enic->msix[intr].devname),
1851			"%s-err", netdev->name);
1852		enic->msix[intr].isr = enic_isr_msix_err;
1853		enic->msix[intr].devid = enic;
1854
1855		intr = enic_msix_notify_intr(enic);
1856		snprintf(enic->msix[intr].devname,
1857			sizeof(enic->msix[intr].devname),
1858			"%s-notify", netdev->name);
1859		enic->msix[intr].isr = enic_isr_msix_notify;
1860		enic->msix[intr].devid = enic;
1861
1862		for (i = 0; i < enic->intr_count; i++)
1863			enic->msix[i].requested = 0;
1864
1865		for (i = 0; i < enic->intr_count; i++) {
1866			err = request_irq(enic->msix_entry[i].vector,
1867				enic->msix[i].isr, 0,
1868				enic->msix[i].devname,
1869				enic->msix[i].devid);
1870			if (err) {
1871				enic_free_intr(enic);
1872				break;
1873			}
1874			enic->msix[i].requested = 1;
1875		}
1876
1877		break;
1878
1879	default:
1880		break;
1881	}
1882
1883	return err;
1884}
1885
1886static void enic_synchronize_irqs(struct enic *enic)
1887{
1888	unsigned int i;
1889
1890	switch (vnic_dev_get_intr_mode(enic->vdev)) {
1891	case VNIC_DEV_INTR_MODE_INTX:
1892	case VNIC_DEV_INTR_MODE_MSI:
1893		synchronize_irq(enic->pdev->irq);
1894		break;
1895	case VNIC_DEV_INTR_MODE_MSIX:
1896		for (i = 0; i < enic->intr_count; i++)
1897			synchronize_irq(enic->msix_entry[i].vector);
1898		break;
1899	default:
1900		break;
1901	}
1902}
1903
1904static void enic_set_rx_coal_setting(struct enic *enic)
1905{
1906	unsigned int speed;
1907	int index = -1;
1908	struct enic_rx_coal *rx_coal = &enic->rx_coalesce_setting;
1909
1910	/* 1. Read the link speed from fw
1911	 * 2. Pick the default range for the speed
1912	 * 3. Update it in enic->rx_coalesce_setting
1913	 */
1914	speed = vnic_dev_port_speed(enic->vdev);
1915	if (ENIC_LINK_SPEED_10G < speed)
1916		index = ENIC_LINK_40G_INDEX;
1917	else if (ENIC_LINK_SPEED_4G < speed)
1918		index = ENIC_LINK_10G_INDEX;
1919	else
1920		index = ENIC_LINK_4G_INDEX;
1921
1922	rx_coal->small_pkt_range_start = mod_range[index].small_pkt_range_start;
1923	rx_coal->large_pkt_range_start = mod_range[index].large_pkt_range_start;
1924	rx_coal->range_end = ENIC_RX_COALESCE_RANGE_END;
1925
1926	/* Start with the value provided by UCSM */
1927	for (index = 0; index < enic->rq_count; index++)
1928		enic->cq[index].cur_rx_coal_timeval =
1929				enic->config.intr_timer_usec;
1930
1931	rx_coal->use_adaptive_rx_coalesce = 1;
1932}
1933
1934static int enic_dev_notify_set(struct enic *enic)
1935{
1936	int err;
1937
1938	spin_lock_bh(&enic->devcmd_lock);
1939	switch (vnic_dev_get_intr_mode(enic->vdev)) {
1940	case VNIC_DEV_INTR_MODE_INTX:
1941		err = vnic_dev_notify_set(enic->vdev, ENIC_LEGACY_NOTIFY_INTR);
1942		break;
1943	case VNIC_DEV_INTR_MODE_MSIX:
1944		err = vnic_dev_notify_set(enic->vdev,
1945			enic_msix_notify_intr(enic));
1946		break;
1947	default:
1948		err = vnic_dev_notify_set(enic->vdev, -1 /* no intr */);
1949		break;
1950	}
1951	spin_unlock_bh(&enic->devcmd_lock);
1952
1953	return err;
1954}
1955
1956static void enic_notify_timer_start(struct enic *enic)
1957{
1958	switch (vnic_dev_get_intr_mode(enic->vdev)) {
1959	case VNIC_DEV_INTR_MODE_MSI:
1960		mod_timer(&enic->notify_timer, jiffies);
1961		break;
1962	default:
1963		/* Using intr for notification for INTx/MSI-X */
1964		break;
1965	}
1966}
1967
1968/* rtnl lock is held, process context */
1969static int enic_open(struct net_device *netdev)
1970{
1971	struct enic *enic = netdev_priv(netdev);
1972	unsigned int i;
1973	int err, ret;
1974
1975	err = enic_request_intr(enic);
1976	if (err) {
1977		netdev_err(netdev, "Unable to request irq.\n");
1978		return err;
1979	}
1980	enic_init_affinity_hint(enic);
1981	enic_set_affinity_hint(enic);
1982
1983	err = enic_dev_notify_set(enic);
1984	if (err) {
1985		netdev_err(netdev,
1986			"Failed to alloc notify buffer, aborting.\n");
1987		goto err_out_free_intr;
1988	}
1989
1990	for (i = 0; i < enic->rq_count; i++) {
1991		/* enable rq before updating rq desc */
1992		vnic_rq_enable(&enic->rq[i].vrq);
1993		vnic_rq_fill(&enic->rq[i].vrq, enic_rq_alloc_buf);
1994		/* Need at least one buffer on ring to get going */
1995		if (vnic_rq_desc_used(&enic->rq[i].vrq) == 0) {
1996			netdev_err(netdev, "Unable to alloc receive buffers\n");
1997			err = -ENOMEM;
1998			goto err_out_free_rq;
1999		}
2000	}
2001
2002	for (i = 0; i < enic->wq_count; i++)
2003		vnic_wq_enable(&enic->wq[i].vwq);
2004
2005	if (!enic_is_dynamic(enic) && !enic_is_sriov_vf(enic))
2006		enic_dev_add_station_addr(enic);
2007
2008	enic_set_rx_mode(netdev);
2009
2010	netif_tx_wake_all_queues(netdev);
2011
2012	for (i = 0; i < enic->rq_count; i++)
2013		napi_enable(&enic->napi[i]);
2014
2015	if (vnic_dev_get_intr_mode(enic->vdev) == VNIC_DEV_INTR_MODE_MSIX)
2016		for (i = 0; i < enic->wq_count; i++)
2017			napi_enable(&enic->napi[enic_cq_wq(enic, i)]);
2018	enic_dev_enable(enic);
2019
2020	for (i = 0; i < enic->intr_count; i++)
2021		vnic_intr_unmask(&enic->intr[i]);
2022
2023	enic_notify_timer_start(enic);
2024	enic_rfs_timer_start(enic);
2025
2026	return 0;
2027
2028err_out_free_rq:
2029	for (i = 0; i < enic->rq_count; i++) {
2030		ret = vnic_rq_disable(&enic->rq[i].vrq);
2031		if (!ret)
2032			vnic_rq_clean(&enic->rq[i].vrq, enic_free_rq_buf);
2033	}
2034	enic_dev_notify_unset(enic);
2035err_out_free_intr:
2036	enic_unset_affinity_hint(enic);
2037	enic_free_intr(enic);
2038
2039	return err;
2040}
2041
2042/* rtnl lock is held, process context */
2043static int enic_stop(struct net_device *netdev)
2044{
2045	struct enic *enic = netdev_priv(netdev);
2046	unsigned int i;
2047	int err;
2048
2049	for (i = 0; i < enic->intr_count; i++) {
2050		vnic_intr_mask(&enic->intr[i]);
2051		(void)vnic_intr_masked(&enic->intr[i]); /* flush write */
2052	}
2053
2054	enic_synchronize_irqs(enic);
2055
2056	del_timer_sync(&enic->notify_timer);
2057	enic_rfs_flw_tbl_free(enic);
2058
2059	enic_dev_disable(enic);
2060
2061	for (i = 0; i < enic->rq_count; i++)
2062		napi_disable(&enic->napi[i]);
2063
2064	netif_carrier_off(netdev);
2065	if (vnic_dev_get_intr_mode(enic->vdev) == VNIC_DEV_INTR_MODE_MSIX)
2066		for (i = 0; i < enic->wq_count; i++)
2067			napi_disable(&enic->napi[enic_cq_wq(enic, i)]);
2068	netif_tx_disable(netdev);
2069
2070	if (!enic_is_dynamic(enic) && !enic_is_sriov_vf(enic))
2071		enic_dev_del_station_addr(enic);
2072
2073	for (i = 0; i < enic->wq_count; i++) {
2074		err = vnic_wq_disable(&enic->wq[i].vwq);
2075		if (err)
2076			return err;
2077	}
2078	for (i = 0; i < enic->rq_count; i++) {
2079		err = vnic_rq_disable(&enic->rq[i].vrq);
2080		if (err)
2081			return err;
2082	}
2083
2084	enic_dev_notify_unset(enic);
2085	enic_unset_affinity_hint(enic);
2086	enic_free_intr(enic);
2087
2088	for (i = 0; i < enic->wq_count; i++)
2089		vnic_wq_clean(&enic->wq[i].vwq, enic_free_wq_buf);
2090	for (i = 0; i < enic->rq_count; i++)
2091		vnic_rq_clean(&enic->rq[i].vrq, enic_free_rq_buf);
2092	for (i = 0; i < enic->cq_count; i++)
2093		vnic_cq_clean(&enic->cq[i]);
2094	for (i = 0; i < enic->intr_count; i++)
2095		vnic_intr_clean(&enic->intr[i]);
2096
2097	return 0;
2098}
2099
2100static int _enic_change_mtu(struct net_device *netdev, int new_mtu)
2101{
2102	bool running = netif_running(netdev);
2103	int err = 0;
2104
2105	ASSERT_RTNL();
2106	if (running) {
2107		err = enic_stop(netdev);
2108		if (err)
2109			return err;
2110	}
2111
2112	WRITE_ONCE(netdev->mtu, new_mtu);
2113
2114	if (running) {
2115		err = enic_open(netdev);
2116		if (err)
2117			return err;
2118	}
2119
2120	return 0;
2121}
2122
2123static int enic_change_mtu(struct net_device *netdev, int new_mtu)
2124{
2125	struct enic *enic = netdev_priv(netdev);
2126
2127	if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic))
2128		return -EOPNOTSUPP;
2129
2130	if (netdev->mtu > enic->port_mtu)
2131		netdev_warn(netdev,
2132			    "interface MTU (%d) set higher than port MTU (%d)\n",
2133			    netdev->mtu, enic->port_mtu);
2134
2135	return _enic_change_mtu(netdev, new_mtu);
2136}
2137
2138static void enic_change_mtu_work(struct work_struct *work)
2139{
2140	struct enic *enic = container_of(work, struct enic, change_mtu_work);
2141	struct net_device *netdev = enic->netdev;
2142	int new_mtu = vnic_dev_mtu(enic->vdev);
2143
2144	rtnl_lock();
2145	(void)_enic_change_mtu(netdev, new_mtu);
2146	rtnl_unlock();
2147
2148	netdev_info(netdev, "interface MTU set as %d\n", netdev->mtu);
2149}
2150
2151#ifdef CONFIG_NET_POLL_CONTROLLER
2152static void enic_poll_controller(struct net_device *netdev)
2153{
2154	struct enic *enic = netdev_priv(netdev);
2155	struct vnic_dev *vdev = enic->vdev;
2156	unsigned int i, intr;
2157
2158	switch (vnic_dev_get_intr_mode(vdev)) {
2159	case VNIC_DEV_INTR_MODE_MSIX:
2160		for (i = 0; i < enic->rq_count; i++) {
2161			intr = enic_msix_rq_intr(enic, i);
2162			enic_isr_msix(enic->msix_entry[intr].vector,
2163				      &enic->napi[i]);
2164		}
2165
2166		for (i = 0; i < enic->wq_count; i++) {
2167			intr = enic_msix_wq_intr(enic, i);
2168			enic_isr_msix(enic->msix_entry[intr].vector,
2169				      &enic->napi[enic_cq_wq(enic, i)]);
2170		}
2171
2172		break;
2173	case VNIC_DEV_INTR_MODE_MSI:
2174		enic_isr_msi(enic->pdev->irq, enic);
2175		break;
2176	case VNIC_DEV_INTR_MODE_INTX:
2177		enic_isr_legacy(enic->pdev->irq, netdev);
2178		break;
2179	default:
2180		break;
2181	}
2182}
2183#endif
2184
2185static int enic_dev_wait(struct vnic_dev *vdev,
2186	int (*start)(struct vnic_dev *, int),
2187	int (*finished)(struct vnic_dev *, int *),
2188	int arg)
2189{
2190	unsigned long time;
2191	int done;
2192	int err;
2193
2194	err = start(vdev, arg);
2195	if (err)
2196		return err;
2197
2198	/* Wait for func to complete...2 seconds max
2199	 */
2200
2201	time = jiffies + (HZ * 2);
2202	do {
2203
2204		err = finished(vdev, &done);
2205		if (err)
2206			return err;
2207
2208		if (done)
2209			return 0;
2210
2211		schedule_timeout_uninterruptible(HZ / 10);
2212
2213	} while (time_after(time, jiffies));
2214
2215	return -ETIMEDOUT;
2216}
2217
2218static int enic_dev_open(struct enic *enic)
2219{
2220	int err;
2221	u32 flags = CMD_OPENF_IG_DESCCACHE;
2222
2223	err = enic_dev_wait(enic->vdev, vnic_dev_open,
2224		vnic_dev_open_done, flags);
2225	if (err)
2226		dev_err(enic_get_dev(enic), "vNIC device open failed, err %d\n",
2227			err);
2228
2229	return err;
2230}
2231
2232static int enic_dev_soft_reset(struct enic *enic)
2233{
2234	int err;
2235
2236	err = enic_dev_wait(enic->vdev, vnic_dev_soft_reset,
2237			    vnic_dev_soft_reset_done, 0);
2238	if (err)
2239		netdev_err(enic->netdev, "vNIC soft reset failed, err %d\n",
2240			   err);
2241
2242	return err;
2243}
2244
2245static int enic_dev_hang_reset(struct enic *enic)
2246{
2247	int err;
2248
2249	err = enic_dev_wait(enic->vdev, vnic_dev_hang_reset,
2250		vnic_dev_hang_reset_done, 0);
2251	if (err)
2252		netdev_err(enic->netdev, "vNIC hang reset failed, err %d\n",
2253			err);
2254
2255	return err;
2256}
2257
2258int __enic_set_rsskey(struct enic *enic)
2259{
2260	union vnic_rss_key *rss_key_buf_va;
2261	dma_addr_t rss_key_buf_pa;
2262	int i, kidx, bidx, err;
2263
2264	rss_key_buf_va = dma_alloc_coherent(&enic->pdev->dev,
2265					    sizeof(union vnic_rss_key),
2266					    &rss_key_buf_pa, GFP_ATOMIC);
2267	if (!rss_key_buf_va)
2268		return -ENOMEM;
2269
2270	for (i = 0; i < ENIC_RSS_LEN; i++) {
2271		kidx = i / ENIC_RSS_BYTES_PER_KEY;
2272		bidx = i % ENIC_RSS_BYTES_PER_KEY;
2273		rss_key_buf_va->key[kidx].b[bidx] = enic->rss_key[i];
2274	}
2275	spin_lock_bh(&enic->devcmd_lock);
2276	err = enic_set_rss_key(enic,
2277		rss_key_buf_pa,
2278		sizeof(union vnic_rss_key));
2279	spin_unlock_bh(&enic->devcmd_lock);
2280
2281	dma_free_coherent(&enic->pdev->dev, sizeof(union vnic_rss_key),
2282			  rss_key_buf_va, rss_key_buf_pa);
2283
2284	return err;
2285}
2286
2287static int enic_set_rsskey(struct enic *enic)
2288{
2289	netdev_rss_key_fill(enic->rss_key, ENIC_RSS_LEN);
2290
2291	return __enic_set_rsskey(enic);
2292}
2293
2294static int enic_set_rsscpu(struct enic *enic, u8 rss_hash_bits)
2295{
2296	dma_addr_t rss_cpu_buf_pa;
2297	union vnic_rss_cpu *rss_cpu_buf_va = NULL;
2298	unsigned int i;
2299	int err;
2300
2301	rss_cpu_buf_va = dma_alloc_coherent(&enic->pdev->dev,
2302					    sizeof(union vnic_rss_cpu),
2303					    &rss_cpu_buf_pa, GFP_ATOMIC);
2304	if (!rss_cpu_buf_va)
2305		return -ENOMEM;
2306
2307	for (i = 0; i < (1 << rss_hash_bits); i++)
2308		(*rss_cpu_buf_va).cpu[i/4].b[i%4] = i % enic->rq_count;
2309
2310	spin_lock_bh(&enic->devcmd_lock);
2311	err = enic_set_rss_cpu(enic,
2312		rss_cpu_buf_pa,
2313		sizeof(union vnic_rss_cpu));
2314	spin_unlock_bh(&enic->devcmd_lock);
2315
2316	dma_free_coherent(&enic->pdev->dev, sizeof(union vnic_rss_cpu),
2317			  rss_cpu_buf_va, rss_cpu_buf_pa);
2318
2319	return err;
2320}
2321
2322static int enic_set_niccfg(struct enic *enic, u8 rss_default_cpu,
2323	u8 rss_hash_type, u8 rss_hash_bits, u8 rss_base_cpu, u8 rss_enable)
2324{
2325	const u8 tso_ipid_split_en = 0;
2326	const u8 ig_vlan_strip_en = 1;
2327	int err;
2328
2329	/* Enable VLAN tag stripping.
2330	*/
2331
2332	spin_lock_bh(&enic->devcmd_lock);
2333	err = enic_set_nic_cfg(enic,
2334		rss_default_cpu, rss_hash_type,
2335		rss_hash_bits, rss_base_cpu,
2336		rss_enable, tso_ipid_split_en,
2337		ig_vlan_strip_en);
2338	spin_unlock_bh(&enic->devcmd_lock);
2339
2340	return err;
2341}
2342
2343static int enic_set_rss_nic_cfg(struct enic *enic)
2344{
2345	struct device *dev = enic_get_dev(enic);
2346	const u8 rss_default_cpu = 0;
2347	const u8 rss_hash_bits = 7;
2348	const u8 rss_base_cpu = 0;
2349	u8 rss_hash_type;
2350	int res;
2351	u8 rss_enable = ENIC_SETTING(enic, RSS) && (enic->rq_count > 1);
2352
2353	spin_lock_bh(&enic->devcmd_lock);
2354	res = vnic_dev_capable_rss_hash_type(enic->vdev, &rss_hash_type);
2355	spin_unlock_bh(&enic->devcmd_lock);
2356	if (res) {
2357		/* defaults for old adapters
2358		 */
2359		rss_hash_type = NIC_CFG_RSS_HASH_TYPE_IPV4	|
2360				NIC_CFG_RSS_HASH_TYPE_TCP_IPV4	|
2361				NIC_CFG_RSS_HASH_TYPE_IPV6	|
2362				NIC_CFG_RSS_HASH_TYPE_TCP_IPV6;
2363	}
2364
2365	if (rss_enable) {
2366		if (!enic_set_rsskey(enic)) {
2367			if (enic_set_rsscpu(enic, rss_hash_bits)) {
2368				rss_enable = 0;
2369				dev_warn(dev, "RSS disabled, "
2370					"Failed to set RSS cpu indirection table.");
2371			}
2372		} else {
2373			rss_enable = 0;
2374			dev_warn(dev, "RSS disabled, Failed to set RSS key.\n");
2375		}
2376	}
2377
2378	return enic_set_niccfg(enic, rss_default_cpu, rss_hash_type,
2379		rss_hash_bits, rss_base_cpu, rss_enable);
2380}
2381
2382static void enic_set_api_busy(struct enic *enic, bool busy)
2383{
2384	spin_lock(&enic->enic_api_lock);
2385	enic->enic_api_busy = busy;
2386	spin_unlock(&enic->enic_api_lock);
2387}
2388
2389static void enic_reset(struct work_struct *work)
2390{
2391	struct enic *enic = container_of(work, struct enic, reset);
2392
2393	if (!netif_running(enic->netdev))
2394		return;
2395
2396	rtnl_lock();
2397
2398	/* Stop any activity from infiniband */
2399	enic_set_api_busy(enic, true);
2400
2401	enic_stop(enic->netdev);
2402	enic_dev_soft_reset(enic);
2403	enic_reset_addr_lists(enic);
2404	enic_init_vnic_resources(enic);
2405	enic_set_rss_nic_cfg(enic);
2406	enic_dev_set_ig_vlan_rewrite_mode(enic);
2407	enic_open(enic->netdev);
2408
2409	/* Allow infiniband to fiddle with the device again */
2410	enic_set_api_busy(enic, false);
2411
2412	call_netdevice_notifiers(NETDEV_REBOOT, enic->netdev);
2413
2414	rtnl_unlock();
2415}
2416
2417static void enic_tx_hang_reset(struct work_struct *work)
2418{
2419	struct enic *enic = container_of(work, struct enic, tx_hang_reset);
2420
2421	rtnl_lock();
2422
2423	/* Stop any activity from infiniband */
2424	enic_set_api_busy(enic, true);
2425
2426	enic_dev_hang_notify(enic);
2427	enic_stop(enic->netdev);
2428	enic_dev_hang_reset(enic);
2429	enic_reset_addr_lists(enic);
2430	enic_init_vnic_resources(enic);
2431	enic_set_rss_nic_cfg(enic);
2432	enic_dev_set_ig_vlan_rewrite_mode(enic);
2433	enic_open(enic->netdev);
2434
2435	/* Allow infiniband to fiddle with the device again */
2436	enic_set_api_busy(enic, false);
2437
2438	call_netdevice_notifiers(NETDEV_REBOOT, enic->netdev);
2439
2440	rtnl_unlock();
2441}
2442
2443static int enic_set_intr_mode(struct enic *enic)
2444{
 
 
2445	unsigned int i;
2446	int num_intr;
2447
2448	/* Set interrupt mode (INTx, MSI, MSI-X) depending
2449	 * on system capabilities.
2450	 *
2451	 * Try MSI-X first
 
 
 
 
2452	 */
2453
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
2454	if (enic->config.intr_mode < 1 &&
2455	    enic->intr_avail >= ENIC_MSIX_MIN_INTR) {
2456		for (i = 0; i < enic->intr_avail; i++)
2457			enic->msix_entry[i].entry = i;
2458
2459		num_intr = pci_enable_msix_range(enic->pdev, enic->msix_entry,
2460						 ENIC_MSIX_MIN_INTR,
2461						 enic->intr_avail);
2462		if (num_intr > 0) {
 
 
 
 
2463			vnic_dev_set_intr_mode(enic->vdev,
2464					       VNIC_DEV_INTR_MODE_MSIX);
2465			enic->intr_avail = num_intr;
2466			return 0;
2467		}
2468	}
2469
2470	/* Next try MSI
2471	 *
2472	 * We need 1 INTR
2473	 */
2474
2475	if (enic->config.intr_mode < 2 &&
2476	    enic->intr_avail >= 1 &&
 
 
 
2477	    !pci_enable_msi(enic->pdev)) {
2478		enic->intr_avail = 1;
 
 
 
 
 
2479		vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_MSI);
 
2480		return 0;
2481	}
2482
2483	/* Next try INTx
2484	 *
2485	 * We need 3 INTRs
2486	 * (the first INTR is used for WQ/RQ)
2487	 * (the second INTR is used for WQ/RQ errors)
2488	 * (the last INTR is used for notifications)
2489	 */
2490
2491	if (enic->config.intr_mode < 3 &&
2492	    enic->intr_avail >= 3) {
2493		enic->intr_avail = 3;
 
 
 
 
 
 
 
 
2494		vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_INTX);
 
2495		return 0;
2496	}
2497
2498	vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_UNKNOWN);
2499
2500	return -EINVAL;
2501}
2502
2503static void enic_clear_intr_mode(struct enic *enic)
2504{
2505	switch (vnic_dev_get_intr_mode(enic->vdev)) {
2506	case VNIC_DEV_INTR_MODE_MSIX:
2507		pci_disable_msix(enic->pdev);
2508		break;
2509	case VNIC_DEV_INTR_MODE_MSI:
2510		pci_disable_msi(enic->pdev);
2511		break;
2512	default:
2513		break;
2514	}
2515
2516	vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_UNKNOWN);
2517}
2518
2519static int enic_adjust_resources(struct enic *enic)
2520{
2521	unsigned int max_queues;
2522	unsigned int rq_default;
2523	unsigned int rq_avail;
2524	unsigned int wq_avail;
2525
2526	if (enic->rq_avail < 1 || enic->wq_avail < 1 || enic->cq_avail < 2) {
2527		dev_err(enic_get_dev(enic),
2528			"Not enough resources available rq: %d wq: %d cq: %d\n",
2529			enic->rq_avail, enic->wq_avail,
2530			enic->cq_avail);
2531		return -ENOSPC;
2532	}
2533
2534	if (is_kdump_kernel()) {
2535		dev_info(enic_get_dev(enic), "Running from within kdump kernel. Using minimal resources\n");
2536		enic->rq_avail = 1;
2537		enic->wq_avail = 1;
2538		enic->config.rq_desc_count = ENIC_MIN_RQ_DESCS;
2539		enic->config.wq_desc_count = ENIC_MIN_WQ_DESCS;
2540		enic->config.mtu = min_t(u16, 1500, enic->config.mtu);
2541	}
2542
2543	/* if RSS isn't set, then we can only use one RQ */
2544	if (!ENIC_SETTING(enic, RSS))
2545		enic->rq_avail = 1;
2546
2547	switch (vnic_dev_get_intr_mode(enic->vdev)) {
2548	case VNIC_DEV_INTR_MODE_INTX:
2549	case VNIC_DEV_INTR_MODE_MSI:
2550		enic->rq_count = 1;
2551		enic->wq_count = 1;
2552		enic->cq_count = 2;
2553		enic->intr_count = enic->intr_avail;
2554		break;
2555	case VNIC_DEV_INTR_MODE_MSIX:
2556		/* Adjust the number of wqs/rqs/cqs/interrupts that will be
2557		 * used based on which resource is the most constrained
2558		 */
2559		wq_avail = min(enic->wq_avail, ENIC_WQ_MAX);
2560		rq_default = netif_get_num_default_rss_queues();
2561		rq_avail = min3(enic->rq_avail, ENIC_RQ_MAX, rq_default);
2562		max_queues = min(enic->cq_avail,
2563				 enic->intr_avail - ENIC_MSIX_RESERVED_INTR);
2564		if (wq_avail + rq_avail <= max_queues) {
2565			enic->rq_count = rq_avail;
2566			enic->wq_count = wq_avail;
2567		} else {
2568			/* recalculate wq/rq count */
2569			if (rq_avail < wq_avail) {
2570				enic->rq_count = min(rq_avail, max_queues / 2);
2571				enic->wq_count = max_queues - enic->rq_count;
2572			} else {
2573				enic->wq_count = min(wq_avail, max_queues / 2);
2574				enic->rq_count = max_queues - enic->wq_count;
2575			}
2576		}
2577		enic->cq_count = enic->rq_count + enic->wq_count;
2578		enic->intr_count = enic->cq_count + ENIC_MSIX_RESERVED_INTR;
2579
2580		break;
2581	default:
2582		dev_err(enic_get_dev(enic), "Unknown interrupt mode\n");
2583		return -EINVAL;
2584	}
2585
2586	return 0;
2587}
2588
2589static void enic_get_queue_stats_rx(struct net_device *dev, int idx,
2590				    struct netdev_queue_stats_rx *rxs)
2591{
2592	struct enic *enic = netdev_priv(dev);
2593	struct enic_rq_stats *rqstats = &enic->rq[idx].stats;
2594
2595	rxs->bytes = rqstats->bytes;
2596	rxs->packets = rqstats->packets;
2597	rxs->hw_drops = rqstats->bad_fcs + rqstats->pkt_truncated;
2598	rxs->hw_drop_overruns = rqstats->pkt_truncated;
2599	rxs->csum_unnecessary = rqstats->csum_unnecessary +
2600				rqstats->csum_unnecessary_encap;
2601}
2602
2603static void enic_get_queue_stats_tx(struct net_device *dev, int idx,
2604				    struct netdev_queue_stats_tx *txs)
2605{
2606	struct enic *enic = netdev_priv(dev);
2607	struct enic_wq_stats *wqstats = &enic->wq[idx].stats;
2608
2609	txs->bytes = wqstats->bytes;
2610	txs->packets = wqstats->packets;
2611	txs->csum_none = wqstats->csum_none;
2612	txs->needs_csum = wqstats->csum_partial + wqstats->encap_csum +
2613			  wqstats->tso;
2614	txs->hw_gso_packets = wqstats->tso;
2615	txs->stop = wqstats->stopped;
2616	txs->wake = wqstats->wake;
2617}
2618
2619static void enic_get_base_stats(struct net_device *dev,
2620				struct netdev_queue_stats_rx *rxs,
2621				struct netdev_queue_stats_tx *txs)
2622{
2623	rxs->bytes = 0;
2624	rxs->packets = 0;
2625	rxs->hw_drops = 0;
2626	rxs->hw_drop_overruns = 0;
2627	rxs->csum_unnecessary = 0;
2628	txs->bytes = 0;
2629	txs->packets = 0;
2630	txs->csum_none = 0;
2631	txs->needs_csum = 0;
2632	txs->hw_gso_packets = 0;
2633	txs->stop = 0;
2634	txs->wake = 0;
2635}
2636
2637static const struct net_device_ops enic_netdev_dynamic_ops = {
2638	.ndo_open		= enic_open,
2639	.ndo_stop		= enic_stop,
2640	.ndo_start_xmit		= enic_hard_start_xmit,
2641	.ndo_get_stats64	= enic_get_stats,
2642	.ndo_validate_addr	= eth_validate_addr,
2643	.ndo_set_rx_mode	= enic_set_rx_mode,
2644	.ndo_set_mac_address	= enic_set_mac_address_dynamic,
2645	.ndo_change_mtu		= enic_change_mtu,
2646	.ndo_vlan_rx_add_vid	= enic_vlan_rx_add_vid,
2647	.ndo_vlan_rx_kill_vid	= enic_vlan_rx_kill_vid,
2648	.ndo_tx_timeout		= enic_tx_timeout,
2649	.ndo_set_vf_port	= enic_set_vf_port,
2650	.ndo_get_vf_port	= enic_get_vf_port,
2651	.ndo_set_vf_mac		= enic_set_vf_mac,
2652#ifdef CONFIG_NET_POLL_CONTROLLER
2653	.ndo_poll_controller	= enic_poll_controller,
2654#endif
2655#ifdef CONFIG_RFS_ACCEL
2656	.ndo_rx_flow_steer	= enic_rx_flow_steer,
2657#endif
2658	.ndo_features_check	= enic_features_check,
2659};
2660
2661static const struct net_device_ops enic_netdev_ops = {
2662	.ndo_open		= enic_open,
2663	.ndo_stop		= enic_stop,
2664	.ndo_start_xmit		= enic_hard_start_xmit,
2665	.ndo_get_stats64	= enic_get_stats,
2666	.ndo_validate_addr	= eth_validate_addr,
2667	.ndo_set_mac_address	= enic_set_mac_address,
2668	.ndo_set_rx_mode	= enic_set_rx_mode,
2669	.ndo_change_mtu		= enic_change_mtu,
2670	.ndo_vlan_rx_add_vid	= enic_vlan_rx_add_vid,
2671	.ndo_vlan_rx_kill_vid	= enic_vlan_rx_kill_vid,
2672	.ndo_tx_timeout		= enic_tx_timeout,
2673	.ndo_set_vf_port	= enic_set_vf_port,
2674	.ndo_get_vf_port	= enic_get_vf_port,
2675	.ndo_set_vf_mac		= enic_set_vf_mac,
2676#ifdef CONFIG_NET_POLL_CONTROLLER
2677	.ndo_poll_controller	= enic_poll_controller,
2678#endif
2679#ifdef CONFIG_RFS_ACCEL
2680	.ndo_rx_flow_steer	= enic_rx_flow_steer,
2681#endif
2682	.ndo_features_check	= enic_features_check,
2683};
2684
2685static const struct netdev_stat_ops enic_netdev_stat_ops = {
2686	.get_queue_stats_rx	= enic_get_queue_stats_rx,
2687	.get_queue_stats_tx	= enic_get_queue_stats_tx,
2688	.get_base_stats		= enic_get_base_stats,
2689};
2690
2691static void enic_free_enic_resources(struct enic *enic)
2692{
2693	kfree(enic->wq);
2694	enic->wq = NULL;
2695
2696	kfree(enic->rq);
2697	enic->rq = NULL;
2698
2699	kfree(enic->cq);
2700	enic->cq = NULL;
2701
2702	kfree(enic->napi);
2703	enic->napi = NULL;
2704
2705	kfree(enic->msix_entry);
2706	enic->msix_entry = NULL;
2707
2708	kfree(enic->msix);
2709	enic->msix = NULL;
2710
2711	kfree(enic->intr);
2712	enic->intr = NULL;
2713}
2714
2715static int enic_alloc_enic_resources(struct enic *enic)
2716{
2717	enic->wq = kcalloc(enic->wq_avail, sizeof(struct enic_wq), GFP_KERNEL);
2718	if (!enic->wq)
2719		goto free_queues;
2720
2721	enic->rq = kcalloc(enic->rq_avail, sizeof(struct enic_rq), GFP_KERNEL);
2722	if (!enic->rq)
2723		goto free_queues;
2724
2725	enic->cq = kcalloc(enic->cq_avail, sizeof(struct vnic_cq), GFP_KERNEL);
2726	if (!enic->cq)
2727		goto free_queues;
2728
2729	enic->napi = kcalloc(enic->wq_avail + enic->rq_avail,
2730			     sizeof(struct napi_struct), GFP_KERNEL);
2731	if (!enic->napi)
2732		goto free_queues;
2733
2734	enic->msix_entry = kcalloc(enic->intr_avail, sizeof(struct msix_entry),
2735				   GFP_KERNEL);
2736	if (!enic->msix_entry)
2737		goto free_queues;
2738
2739	enic->msix = kcalloc(enic->intr_avail, sizeof(struct enic_msix_entry),
2740			     GFP_KERNEL);
2741	if (!enic->msix)
2742		goto free_queues;
2743
2744	enic->intr = kcalloc(enic->intr_avail, sizeof(struct vnic_intr),
2745			     GFP_KERNEL);
2746	if (!enic->intr)
2747		goto free_queues;
2748
2749	return 0;
2750
2751free_queues:
2752	enic_free_enic_resources(enic);
2753	return -ENOMEM;
2754}
2755
2756static void enic_dev_deinit(struct enic *enic)
2757{
2758	unsigned int i;
2759
2760	for (i = 0; i < enic->rq_count; i++)
2761		__netif_napi_del(&enic->napi[i]);
2762
2763	if (vnic_dev_get_intr_mode(enic->vdev) == VNIC_DEV_INTR_MODE_MSIX)
2764		for (i = 0; i < enic->wq_count; i++)
2765			__netif_napi_del(&enic->napi[enic_cq_wq(enic, i)]);
2766
2767	/* observe RCU grace period after __netif_napi_del() calls */
2768	synchronize_net();
2769
2770	enic_free_vnic_resources(enic);
2771	enic_clear_intr_mode(enic);
2772	enic_free_affinity_hint(enic);
2773	enic_free_enic_resources(enic);
 
 
 
 
 
 
 
 
 
 
 
2774}
2775
2776static int enic_dev_init(struct enic *enic)
2777{
2778	struct device *dev = enic_get_dev(enic);
2779	struct net_device *netdev = enic->netdev;
2780	unsigned int i;
2781	int err;
2782
2783	/* Get interrupt coalesce timer info */
2784	err = enic_dev_intr_coal_timer_info(enic);
2785	if (err) {
2786		dev_warn(dev, "Using default conversion factor for "
2787			"interrupt coalesce timer\n");
2788		vnic_dev_intr_coal_timer_info_default(enic->vdev);
2789	}
2790
2791	/* Get vNIC configuration
2792	 */
2793
2794	err = enic_get_vnic_config(enic);
2795	if (err) {
2796		dev_err(dev, "Get vNIC configuration failed, aborting\n");
2797		return err;
2798	}
2799
2800	/* Get available resource counts
2801	 */
2802
2803	enic_get_res_counts(enic);
2804
2805	err = enic_alloc_enic_resources(enic);
2806	if (err) {
2807		dev_err(dev, "Failed to allocate enic resources\n");
2808		return err;
2809	}
2810
2811	/* Set interrupt mode based on system capabilities */
 
 
2812
2813	err = enic_set_intr_mode(enic);
2814	if (err) {
2815		dev_err(dev, "Failed to set intr mode based on resource "
2816			"counts and system capabilities, aborting\n");
2817		goto err_out_free_vnic_resources;
2818	}
2819
2820	/* Adjust resource counts based on most constrained resources */
2821	err = enic_adjust_resources(enic);
2822	if (err) {
2823		dev_err(dev, "Failed to adjust resources\n");
2824		goto err_out_free_vnic_resources;
2825	}
2826
2827	/* Allocate and configure vNIC resources
2828	 */
2829
2830	err = enic_alloc_vnic_resources(enic);
2831	if (err) {
2832		dev_err(dev, "Failed to alloc vNIC resources, aborting\n");
2833		goto err_out_free_vnic_resources;
2834	}
2835
2836	enic_init_vnic_resources(enic);
2837
2838	err = enic_set_rss_nic_cfg(enic);
2839	if (err) {
2840		dev_err(dev, "Failed to config nic, aborting\n");
2841		goto err_out_free_vnic_resources;
2842	}
2843
2844	switch (vnic_dev_get_intr_mode(enic->vdev)) {
2845	default:
2846		netif_napi_add(netdev, &enic->napi[0], enic_poll);
2847		break;
2848	case VNIC_DEV_INTR_MODE_MSIX:
2849		for (i = 0; i < enic->rq_count; i++) {
2850			netif_napi_add(netdev, &enic->napi[i],
2851				       enic_poll_msix_rq);
2852		}
2853		for (i = 0; i < enic->wq_count; i++)
2854			netif_napi_add(netdev,
2855				       &enic->napi[enic_cq_wq(enic, i)],
2856				       enic_poll_msix_wq);
2857		break;
2858	}
2859
2860	return 0;
2861
2862err_out_free_vnic_resources:
2863	enic_free_affinity_hint(enic);
2864	enic_clear_intr_mode(enic);
2865	enic_free_vnic_resources(enic);
2866	enic_free_enic_resources(enic);
2867
2868	return err;
2869}
2870
2871static void enic_iounmap(struct enic *enic)
2872{
2873	unsigned int i;
2874
2875	for (i = 0; i < ARRAY_SIZE(enic->bar); i++)
2876		if (enic->bar[i].vaddr)
2877			iounmap(enic->bar[i].vaddr);
2878}
2879
2880static int enic_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
2881{
2882	struct device *dev = &pdev->dev;
2883	struct net_device *netdev;
2884	struct enic *enic;
2885	int using_dac = 0;
2886	unsigned int i;
2887	int err;
2888#ifdef CONFIG_PCI_IOV
2889	int pos = 0;
2890#endif
2891	int num_pps = 1;
2892
2893	/* Allocate net device structure and initialize.  Private
2894	 * instance data is initialized to zero.
2895	 */
2896
2897	netdev = alloc_etherdev_mqs(sizeof(struct enic),
2898				    ENIC_RQ_MAX, ENIC_WQ_MAX);
2899	if (!netdev)
2900		return -ENOMEM;
2901
2902	pci_set_drvdata(pdev, netdev);
2903
2904	SET_NETDEV_DEV(netdev, &pdev->dev);
2905
2906	enic = netdev_priv(netdev);
2907	enic->netdev = netdev;
2908	enic->pdev = pdev;
2909
2910	/* Setup PCI resources
2911	 */
2912
2913	err = pci_enable_device_mem(pdev);
2914	if (err) {
2915		dev_err(dev, "Cannot enable PCI device, aborting\n");
2916		goto err_out_free_netdev;
2917	}
2918
2919	err = pci_request_regions(pdev, DRV_NAME);
2920	if (err) {
2921		dev_err(dev, "Cannot request PCI regions, aborting\n");
2922		goto err_out_disable_device;
2923	}
2924
2925	pci_set_master(pdev);
2926
2927	/* Query PCI controller on system for DMA addressing
2928	 * limitation for the device.  Try 47-bit first, and
2929	 * fail to 32-bit.
2930	 */
2931
2932	err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(47));
2933	if (err) {
2934		err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32));
2935		if (err) {
2936			dev_err(dev, "No usable DMA configuration, aborting\n");
2937			goto err_out_release_regions;
2938		}
2939	} else {
2940		using_dac = 1;
2941	}
2942
2943	/* Map vNIC resources from BAR0-5
2944	 */
2945
2946	for (i = 0; i < ARRAY_SIZE(enic->bar); i++) {
2947		if (!(pci_resource_flags(pdev, i) & IORESOURCE_MEM))
2948			continue;
2949		enic->bar[i].len = pci_resource_len(pdev, i);
2950		enic->bar[i].vaddr = pci_iomap(pdev, i, enic->bar[i].len);
2951		if (!enic->bar[i].vaddr) {
2952			dev_err(dev, "Cannot memory-map BAR %d, aborting\n", i);
2953			err = -ENODEV;
2954			goto err_out_iounmap;
2955		}
2956		enic->bar[i].bus_addr = pci_resource_start(pdev, i);
2957	}
2958
2959	/* Register vNIC device
2960	 */
2961
2962	enic->vdev = vnic_dev_register(NULL, enic, pdev, enic->bar,
2963		ARRAY_SIZE(enic->bar));
2964	if (!enic->vdev) {
2965		dev_err(dev, "vNIC registration failed, aborting\n");
2966		err = -ENODEV;
2967		goto err_out_iounmap;
2968	}
2969
2970	err = vnic_devcmd_init(enic->vdev);
2971
2972	if (err)
2973		goto err_out_vnic_unregister;
2974
2975#ifdef CONFIG_PCI_IOV
2976	/* Get number of subvnics */
2977	pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_SRIOV);
2978	if (pos) {
2979		pci_read_config_word(pdev, pos + PCI_SRIOV_TOTAL_VF,
2980			&enic->num_vfs);
2981		if (enic->num_vfs) {
2982			err = pci_enable_sriov(pdev, enic->num_vfs);
2983			if (err) {
2984				dev_err(dev, "SRIOV enable failed, aborting."
2985					" pci_enable_sriov() returned %d\n",
2986					err);
2987				goto err_out_vnic_unregister;
2988			}
2989			enic->priv_flags |= ENIC_SRIOV_ENABLED;
2990			num_pps = enic->num_vfs;
2991		}
2992	}
2993#endif
2994
2995	/* Allocate structure for port profiles */
2996	enic->pp = kcalloc(num_pps, sizeof(*enic->pp), GFP_KERNEL);
2997	if (!enic->pp) {
2998		err = -ENOMEM;
2999		goto err_out_disable_sriov_pp;
3000	}
3001
3002	/* Issue device open to get device in known state
3003	 */
3004
3005	err = enic_dev_open(enic);
3006	if (err) {
3007		dev_err(dev, "vNIC dev open failed, aborting\n");
3008		goto err_out_disable_sriov;
3009	}
3010
3011	/* Setup devcmd lock
3012	 */
3013
3014	spin_lock_init(&enic->devcmd_lock);
3015	spin_lock_init(&enic->enic_api_lock);
3016
3017	/*
3018	 * Set ingress vlan rewrite mode before vnic initialization
3019	 */
3020
3021	err = enic_dev_set_ig_vlan_rewrite_mode(enic);
3022	if (err) {
3023		dev_err(dev,
3024			"Failed to set ingress vlan rewrite mode, aborting.\n");
3025		goto err_out_dev_close;
3026	}
3027
3028	/* Issue device init to initialize the vnic-to-switch link.
3029	 * We'll start with carrier off and wait for link UP
3030	 * notification later to turn on carrier.  We don't need
3031	 * to wait here for the vnic-to-switch link initialization
3032	 * to complete; link UP notification is the indication that
3033	 * the process is complete.
3034	 */
3035
3036	netif_carrier_off(netdev);
3037
3038	/* Do not call dev_init for a dynamic vnic.
3039	 * For a dynamic vnic, init_prov_info will be
3040	 * called later by an upper layer.
3041	 */
3042
3043	if (!enic_is_dynamic(enic)) {
3044		err = vnic_dev_init(enic->vdev, 0);
3045		if (err) {
3046			dev_err(dev, "vNIC dev init failed, aborting\n");
3047			goto err_out_dev_close;
3048		}
3049	}
3050
3051	err = enic_dev_init(enic);
3052	if (err) {
3053		dev_err(dev, "Device initialization failed, aborting\n");
3054		goto err_out_dev_close;
3055	}
3056
3057	netif_set_real_num_tx_queues(netdev, enic->wq_count);
3058	netif_set_real_num_rx_queues(netdev, enic->rq_count);
3059
3060	/* Setup notification timer, HW reset task, and wq locks
3061	 */
3062
3063	timer_setup(&enic->notify_timer, enic_notify_timer, 0);
3064
3065	enic_rfs_flw_tbl_init(enic);
3066	enic_set_rx_coal_setting(enic);
3067	INIT_WORK(&enic->reset, enic_reset);
3068	INIT_WORK(&enic->tx_hang_reset, enic_tx_hang_reset);
3069	INIT_WORK(&enic->change_mtu_work, enic_change_mtu_work);
3070
3071	for (i = 0; i < enic->wq_count; i++)
3072		spin_lock_init(&enic->wq[i].lock);
3073
3074	/* Register net device
3075	 */
3076
3077	enic->port_mtu = enic->config.mtu;
3078
3079	err = enic_set_mac_addr(netdev, enic->mac_addr);
3080	if (err) {
3081		dev_err(dev, "Invalid MAC address, aborting\n");
3082		goto err_out_dev_deinit;
3083	}
3084
3085	enic->tx_coalesce_usecs = enic->config.intr_timer_usec;
3086	/* rx coalesce time already got initialized. This gets used
3087	 * if adaptive coal is turned off
3088	 */
3089	enic->rx_coalesce_usecs = enic->tx_coalesce_usecs;
3090
3091	if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic))
3092		netdev->netdev_ops = &enic_netdev_dynamic_ops;
3093	else
3094		netdev->netdev_ops = &enic_netdev_ops;
3095	netdev->stat_ops = &enic_netdev_stat_ops;
3096
3097	netdev->watchdog_timeo = 2 * HZ;
3098	enic_set_ethtool_ops(netdev);
3099
3100	netdev->features |= NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX;
3101	if (ENIC_SETTING(enic, LOOP)) {
3102		netdev->features &= ~NETIF_F_HW_VLAN_CTAG_TX;
3103		enic->loop_enable = 1;
3104		enic->loop_tag = enic->config.loop_tag;
3105		dev_info(dev, "loopback tag=0x%04x\n", enic->loop_tag);
3106	}
3107	if (ENIC_SETTING(enic, TXCSUM))
3108		netdev->hw_features |= NETIF_F_SG | NETIF_F_HW_CSUM;
3109	if (ENIC_SETTING(enic, TSO))
3110		netdev->hw_features |= NETIF_F_TSO |
3111			NETIF_F_TSO6 | NETIF_F_TSO_ECN;
3112	if (ENIC_SETTING(enic, RSS))
3113		netdev->hw_features |= NETIF_F_RXHASH;
3114	if (ENIC_SETTING(enic, RXCSUM))
3115		netdev->hw_features |= NETIF_F_RXCSUM;
3116	if (ENIC_SETTING(enic, VXLAN)) {
3117		u64 patch_level;
3118		u64 a1 = 0;
3119
3120		netdev->hw_enc_features |= NETIF_F_RXCSUM		|
3121					   NETIF_F_TSO			|
3122					   NETIF_F_TSO6			|
3123					   NETIF_F_TSO_ECN		|
3124					   NETIF_F_GSO_UDP_TUNNEL	|
3125					   NETIF_F_HW_CSUM		|
3126					   NETIF_F_GSO_UDP_TUNNEL_CSUM;
3127		netdev->hw_features |= netdev->hw_enc_features;
3128		/* get bit mask from hw about supported offload bit level
3129		 * BIT(0) = fw supports patch_level 0
3130		 *	    fcoe bit = encap
3131		 *	    fcoe_fc_crc_ok = outer csum ok
3132		 * BIT(1) = always set by fw
3133		 * BIT(2) = fw supports patch_level 2
3134		 *	    BIT(0) in rss_hash = encap
3135		 *	    BIT(1,2) in rss_hash = outer_ip_csum_ok/
3136		 *				   outer_tcp_csum_ok
3137		 * used in enic_rq_indicate_buf
3138		 */
3139		err = vnic_dev_get_supported_feature_ver(enic->vdev,
3140							 VIC_FEATURE_VXLAN,
3141							 &patch_level, &a1);
3142		if (err)
3143			patch_level = 0;
3144		enic->vxlan.flags = (u8)a1;
3145		/* mask bits that are supported by driver
3146		 */
3147		patch_level &= BIT_ULL(0) | BIT_ULL(2);
3148		patch_level = fls(patch_level);
3149		patch_level = patch_level ? patch_level - 1 : 0;
3150		enic->vxlan.patch_level = patch_level;
3151
3152		if (vnic_dev_get_res_count(enic->vdev, RES_TYPE_WQ) == 1 ||
3153		    enic->vxlan.flags & ENIC_VXLAN_MULTI_WQ) {
3154			netdev->udp_tunnel_nic_info = &enic_udp_tunnels_v4;
3155			if (enic->vxlan.flags & ENIC_VXLAN_OUTER_IPV6)
3156				netdev->udp_tunnel_nic_info = &enic_udp_tunnels;
3157		}
3158	}
3159
3160	netdev->features |= netdev->hw_features;
3161	netdev->vlan_features |= netdev->features;
3162
3163#ifdef CONFIG_RFS_ACCEL
3164	netdev->hw_features |= NETIF_F_NTUPLE;
3165#endif
3166
3167	if (using_dac)
3168		netdev->features |= NETIF_F_HIGHDMA;
3169
3170	netdev->priv_flags |= IFF_UNICAST_FLT;
3171
3172	/* MTU range: 68 - 9000 */
3173	netdev->min_mtu = ENIC_MIN_MTU;
3174	netdev->max_mtu = ENIC_MAX_MTU;
3175	netdev->mtu	= enic->port_mtu;
3176
3177	err = register_netdev(netdev);
3178	if (err) {
3179		dev_err(dev, "Cannot register net device, aborting\n");
3180		goto err_out_dev_deinit;
3181	}
3182	enic->rx_copybreak = RX_COPYBREAK_DEFAULT;
3183
3184	return 0;
3185
3186err_out_dev_deinit:
3187	enic_dev_deinit(enic);
3188err_out_dev_close:
3189	vnic_dev_close(enic->vdev);
3190err_out_disable_sriov:
3191	kfree(enic->pp);
3192err_out_disable_sriov_pp:
3193#ifdef CONFIG_PCI_IOV
3194	if (enic_sriov_enabled(enic)) {
3195		pci_disable_sriov(pdev);
3196		enic->priv_flags &= ~ENIC_SRIOV_ENABLED;
3197	}
3198#endif
3199err_out_vnic_unregister:
3200	vnic_dev_unregister(enic->vdev);
3201err_out_iounmap:
3202	enic_iounmap(enic);
3203err_out_release_regions:
3204	pci_release_regions(pdev);
3205err_out_disable_device:
3206	pci_disable_device(pdev);
3207err_out_free_netdev:
3208	free_netdev(netdev);
3209
3210	return err;
3211}
3212
3213static void enic_remove(struct pci_dev *pdev)
3214{
3215	struct net_device *netdev = pci_get_drvdata(pdev);
3216
3217	if (netdev) {
3218		struct enic *enic = netdev_priv(netdev);
3219
3220		cancel_work_sync(&enic->reset);
3221		cancel_work_sync(&enic->change_mtu_work);
3222		unregister_netdev(netdev);
3223		enic_dev_deinit(enic);
3224		vnic_dev_close(enic->vdev);
3225#ifdef CONFIG_PCI_IOV
3226		if (enic_sriov_enabled(enic)) {
3227			pci_disable_sriov(pdev);
3228			enic->priv_flags &= ~ENIC_SRIOV_ENABLED;
3229		}
3230#endif
3231		kfree(enic->pp);
3232		vnic_dev_unregister(enic->vdev);
3233		enic_iounmap(enic);
3234		pci_release_regions(pdev);
3235		pci_disable_device(pdev);
3236		free_netdev(netdev);
3237	}
3238}
3239
3240static struct pci_driver enic_driver = {
3241	.name = DRV_NAME,
3242	.id_table = enic_id_table,
3243	.probe = enic_probe,
3244	.remove = enic_remove,
3245};
3246
3247module_pci_driver(enic_driver);