Loading...
1/*
2 * Copyright 2016 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 * Authors: Christian König
23 */
24#ifndef __AMDGPU_VM_H__
25#define __AMDGPU_VM_H__
26
27#include <linux/idr.h>
28#include <linux/kfifo.h>
29#include <linux/rbtree.h>
30#include <drm/gpu_scheduler.h>
31#include <drm/drm_file.h>
32#include <drm/ttm/ttm_bo.h>
33#include <linux/sched/mm.h>
34
35#include "amdgpu_sync.h"
36#include "amdgpu_ring.h"
37#include "amdgpu_ids.h"
38
39struct drm_exec;
40
41struct amdgpu_bo_va;
42struct amdgpu_job;
43struct amdgpu_bo_list_entry;
44struct amdgpu_bo_vm;
45struct amdgpu_mem_stats;
46
47/*
48 * GPUVM handling
49 */
50
51/* Maximum number of PTEs the hardware can write with one command */
52#define AMDGPU_VM_MAX_UPDATE_SIZE 0x3FFFF
53
54/* number of entries in page table */
55#define AMDGPU_VM_PTE_COUNT(adev) (1 << (adev)->vm_manager.block_size)
56
57#define AMDGPU_PTE_VALID (1ULL << 0)
58#define AMDGPU_PTE_SYSTEM (1ULL << 1)
59#define AMDGPU_PTE_SNOOPED (1ULL << 2)
60
61/* RV+ */
62#define AMDGPU_PTE_TMZ (1ULL << 3)
63
64/* VI only */
65#define AMDGPU_PTE_EXECUTABLE (1ULL << 4)
66
67#define AMDGPU_PTE_READABLE (1ULL << 5)
68#define AMDGPU_PTE_WRITEABLE (1ULL << 6)
69
70#define AMDGPU_PTE_FRAG(x) ((x & 0x1fULL) << 7)
71
72/* TILED for VEGA10, reserved for older ASICs */
73#define AMDGPU_PTE_PRT (1ULL << 51)
74
75/* PDE is handled as PTE for VEGA10 */
76#define AMDGPU_PDE_PTE (1ULL << 54)
77
78#define AMDGPU_PTE_LOG (1ULL << 55)
79
80/* PTE is handled as PDE for VEGA10 (Translate Further) */
81#define AMDGPU_PTE_TF (1ULL << 56)
82
83/* MALL noalloc for sienna_cichlid, reserved for older ASICs */
84#define AMDGPU_PTE_NOALLOC (1ULL << 58)
85
86/* PDE Block Fragment Size for VEGA10 */
87#define AMDGPU_PDE_BFS(a) ((uint64_t)a << 59)
88
89/* Flag combination to set no-retry with TF disabled */
90#define AMDGPU_VM_NORETRY_FLAGS (AMDGPU_PTE_EXECUTABLE | AMDGPU_PDE_PTE | \
91 AMDGPU_PTE_TF)
92
93/* Flag combination to set no-retry with TF enabled */
94#define AMDGPU_VM_NORETRY_FLAGS_TF (AMDGPU_PTE_VALID | AMDGPU_PTE_SYSTEM | \
95 AMDGPU_PTE_PRT)
96/* For GFX9 */
97#define AMDGPU_PTE_MTYPE_VG10(a) ((uint64_t)(a) << 57)
98#define AMDGPU_PTE_MTYPE_VG10_MASK AMDGPU_PTE_MTYPE_VG10(3ULL)
99
100#define AMDGPU_MTYPE_NC 0
101#define AMDGPU_MTYPE_CC 2
102
103#define AMDGPU_PTE_DEFAULT_ATC (AMDGPU_PTE_SYSTEM \
104 | AMDGPU_PTE_SNOOPED \
105 | AMDGPU_PTE_EXECUTABLE \
106 | AMDGPU_PTE_READABLE \
107 | AMDGPU_PTE_WRITEABLE \
108 | AMDGPU_PTE_MTYPE_VG10(AMDGPU_MTYPE_CC))
109
110/* gfx10 */
111#define AMDGPU_PTE_MTYPE_NV10(a) ((uint64_t)(a) << 48)
112#define AMDGPU_PTE_MTYPE_NV10_MASK AMDGPU_PTE_MTYPE_NV10(7ULL)
113
114/* How to program VM fault handling */
115#define AMDGPU_VM_FAULT_STOP_NEVER 0
116#define AMDGPU_VM_FAULT_STOP_FIRST 1
117#define AMDGPU_VM_FAULT_STOP_ALWAYS 2
118
119/* How much VRAM be reserved for page tables */
120#define AMDGPU_VM_RESERVED_VRAM (8ULL << 20)
121
122/*
123 * max number of VMHUB
124 * layout: max 8 GFXHUB + 4 MMHUB0 + 1 MMHUB1
125 */
126#define AMDGPU_MAX_VMHUBS 13
127#define AMDGPU_GFXHUB_START 0
128#define AMDGPU_MMHUB0_START 8
129#define AMDGPU_MMHUB1_START 12
130#define AMDGPU_GFXHUB(x) (AMDGPU_GFXHUB_START + (x))
131#define AMDGPU_MMHUB0(x) (AMDGPU_MMHUB0_START + (x))
132#define AMDGPU_MMHUB1(x) (AMDGPU_MMHUB1_START + (x))
133
134#define AMDGPU_IS_GFXHUB(x) ((x) >= AMDGPU_GFXHUB_START && (x) < AMDGPU_MMHUB0_START)
135#define AMDGPU_IS_MMHUB0(x) ((x) >= AMDGPU_MMHUB0_START && (x) < AMDGPU_MMHUB1_START)
136#define AMDGPU_IS_MMHUB1(x) ((x) >= AMDGPU_MMHUB1_START && (x) < AMDGPU_MAX_VMHUBS)
137
138/* Reserve 2MB at top/bottom of address space for kernel use */
139#define AMDGPU_VA_RESERVED_SIZE (2ULL << 20)
140
141/* See vm_update_mode */
142#define AMDGPU_VM_USE_CPU_FOR_GFX (1 << 0)
143#define AMDGPU_VM_USE_CPU_FOR_COMPUTE (1 << 1)
144
145/* VMPT level enumerate, and the hiberachy is:
146 * PDB2->PDB1->PDB0->PTB
147 */
148enum amdgpu_vm_level {
149 AMDGPU_VM_PDB2,
150 AMDGPU_VM_PDB1,
151 AMDGPU_VM_PDB0,
152 AMDGPU_VM_PTB
153};
154
155/* base structure for tracking BO usage in a VM */
156struct amdgpu_vm_bo_base {
157 /* constant after initialization */
158 struct amdgpu_vm *vm;
159 struct amdgpu_bo *bo;
160
161 /* protected by bo being reserved */
162 struct amdgpu_vm_bo_base *next;
163
164 /* protected by spinlock */
165 struct list_head vm_status;
166
167 /* protected by the BO being reserved */
168 bool moved;
169};
170
171/* provided by hw blocks that can write ptes, e.g., sdma */
172struct amdgpu_vm_pte_funcs {
173 /* number of dw to reserve per operation */
174 unsigned copy_pte_num_dw;
175
176 /* copy pte entries from GART */
177 void (*copy_pte)(struct amdgpu_ib *ib,
178 uint64_t pe, uint64_t src,
179 unsigned count);
180
181 /* write pte one entry at a time with addr mapping */
182 void (*write_pte)(struct amdgpu_ib *ib, uint64_t pe,
183 uint64_t value, unsigned count,
184 uint32_t incr);
185 /* for linear pte/pde updates without addr mapping */
186 void (*set_pte_pde)(struct amdgpu_ib *ib,
187 uint64_t pe,
188 uint64_t addr, unsigned count,
189 uint32_t incr, uint64_t flags);
190};
191
192struct amdgpu_task_info {
193 char process_name[TASK_COMM_LEN];
194 char task_name[TASK_COMM_LEN];
195 pid_t pid;
196 pid_t tgid;
197};
198
199/**
200 * struct amdgpu_vm_update_params
201 *
202 * Encapsulate some VM table update parameters to reduce
203 * the number of function parameters
204 *
205 */
206struct amdgpu_vm_update_params {
207
208 /**
209 * @adev: amdgpu device we do this update for
210 */
211 struct amdgpu_device *adev;
212
213 /**
214 * @vm: optional amdgpu_vm we do this update for
215 */
216 struct amdgpu_vm *vm;
217
218 /**
219 * @immediate: if changes should be made immediately
220 */
221 bool immediate;
222
223 /**
224 * @unlocked: true if the root BO is not locked
225 */
226 bool unlocked;
227
228 /**
229 * @pages_addr:
230 *
231 * DMA addresses to use for mapping
232 */
233 dma_addr_t *pages_addr;
234
235 /**
236 * @job: job to used for hw submission
237 */
238 struct amdgpu_job *job;
239
240 /**
241 * @num_dw_left: number of dw left for the IB
242 */
243 unsigned int num_dw_left;
244
245 /**
246 * @table_freed: return true if page table is freed when updating
247 */
248 bool table_freed;
249
250 /**
251 * @allow_override: true for memory that is not uncached: allows MTYPE
252 * to be overridden for NUMA local memory.
253 */
254 bool allow_override;
255};
256
257struct amdgpu_vm_update_funcs {
258 int (*map_table)(struct amdgpu_bo_vm *bo);
259 int (*prepare)(struct amdgpu_vm_update_params *p, struct dma_resv *resv,
260 enum amdgpu_sync_mode sync_mode);
261 int (*update)(struct amdgpu_vm_update_params *p,
262 struct amdgpu_bo_vm *bo, uint64_t pe, uint64_t addr,
263 unsigned count, uint32_t incr, uint64_t flags);
264 int (*commit)(struct amdgpu_vm_update_params *p,
265 struct dma_fence **fence);
266};
267
268struct amdgpu_vm_fault_info {
269 /* fault address */
270 uint64_t addr;
271 /* fault status register */
272 uint32_t status;
273 /* which vmhub? gfxhub, mmhub, etc. */
274 unsigned int vmhub;
275};
276
277struct amdgpu_vm {
278 /* tree of virtual addresses mapped */
279 struct rb_root_cached va;
280
281 /* Lock to prevent eviction while we are updating page tables
282 * use vm_eviction_lock/unlock(vm)
283 */
284 struct mutex eviction_lock;
285 bool evicting;
286 unsigned int saved_flags;
287
288 /* Lock to protect vm_bo add/del/move on all lists of vm */
289 spinlock_t status_lock;
290
291 /* BOs who needs a validation */
292 struct list_head evicted;
293
294 /* PT BOs which relocated and their parent need an update */
295 struct list_head relocated;
296
297 /* per VM BOs moved, but not yet updated in the PT */
298 struct list_head moved;
299
300 /* All BOs of this VM not currently in the state machine */
301 struct list_head idle;
302
303 /* regular invalidated BOs, but not yet updated in the PT */
304 struct list_head invalidated;
305
306 /* BO mappings freed, but not yet updated in the PT */
307 struct list_head freed;
308
309 /* BOs which are invalidated, has been updated in the PTs */
310 struct list_head done;
311
312 /* PT BOs scheduled to free and fill with zero if vm_resv is not hold */
313 struct list_head pt_freed;
314 struct work_struct pt_free_work;
315
316 /* contains the page directory */
317 struct amdgpu_vm_bo_base root;
318 struct dma_fence *last_update;
319
320 /* Scheduler entities for page table updates */
321 struct drm_sched_entity immediate;
322 struct drm_sched_entity delayed;
323
324 /* Last finished delayed update */
325 atomic64_t tlb_seq;
326 struct dma_fence *last_tlb_flush;
327 atomic64_t kfd_last_flushed_seq;
328
329 /* How many times we had to re-generate the page tables */
330 uint64_t generation;
331
332 /* Last unlocked submission to the scheduler entities */
333 struct dma_fence *last_unlocked;
334
335 unsigned int pasid;
336 bool reserved_vmid[AMDGPU_MAX_VMHUBS];
337
338 /* Flag to indicate if VM tables are updated by CPU or GPU (SDMA) */
339 bool use_cpu_for_update;
340
341 /* Functions to use for VM table updates */
342 const struct amdgpu_vm_update_funcs *update_funcs;
343
344 /* Flag to indicate ATS support from PTE for GFX9 */
345 bool pte_support_ats;
346
347 /* Up to 128 pending retry page faults */
348 DECLARE_KFIFO(faults, u64, 128);
349
350 /* Points to the KFD process VM info */
351 struct amdkfd_process_info *process_info;
352
353 /* List node in amdkfd_process_info.vm_list_head */
354 struct list_head vm_list_node;
355
356 /* Valid while the PD is reserved or fenced */
357 uint64_t pd_phys_addr;
358
359 /* Some basic info about the task */
360 struct amdgpu_task_info task_info;
361
362 /* Store positions of group of BOs */
363 struct ttm_lru_bulk_move lru_bulk_move;
364 /* Flag to indicate if VM is used for compute */
365 bool is_compute_context;
366
367 /* Memory partition number, -1 means any partition */
368 int8_t mem_id;
369
370 /* cached fault info */
371 struct amdgpu_vm_fault_info fault_info;
372};
373
374struct amdgpu_vm_manager {
375 /* Handling of VMIDs */
376 struct amdgpu_vmid_mgr id_mgr[AMDGPU_MAX_VMHUBS];
377 unsigned int first_kfd_vmid;
378 bool concurrent_flush;
379
380 /* Handling of VM fences */
381 u64 fence_context;
382 unsigned seqno[AMDGPU_MAX_RINGS];
383
384 uint64_t max_pfn;
385 uint32_t num_level;
386 uint32_t block_size;
387 uint32_t fragment_size;
388 enum amdgpu_vm_level root_level;
389 /* vram base address for page table entry */
390 u64 vram_base_offset;
391 /* vm pte handling */
392 const struct amdgpu_vm_pte_funcs *vm_pte_funcs;
393 struct drm_gpu_scheduler *vm_pte_scheds[AMDGPU_MAX_RINGS];
394 unsigned vm_pte_num_scheds;
395 struct amdgpu_ring *page_fault;
396
397 /* partial resident texture handling */
398 spinlock_t prt_lock;
399 atomic_t num_prt_users;
400
401 /* controls how VM page tables are updated for Graphics and Compute.
402 * BIT0[= 0] Graphics updated by SDMA [= 1] by CPU
403 * BIT1[= 0] Compute updated by SDMA [= 1] by CPU
404 */
405 int vm_update_mode;
406
407 /* PASID to VM mapping, will be used in interrupt context to
408 * look up VM of a page fault
409 */
410 struct xarray pasids;
411};
412
413struct amdgpu_bo_va_mapping;
414
415#define amdgpu_vm_copy_pte(adev, ib, pe, src, count) ((adev)->vm_manager.vm_pte_funcs->copy_pte((ib), (pe), (src), (count)))
416#define amdgpu_vm_write_pte(adev, ib, pe, value, count, incr) ((adev)->vm_manager.vm_pte_funcs->write_pte((ib), (pe), (value), (count), (incr)))
417#define amdgpu_vm_set_pte_pde(adev, ib, pe, addr, count, incr, flags) ((adev)->vm_manager.vm_pte_funcs->set_pte_pde((ib), (pe), (addr), (count), (incr), (flags)))
418
419extern const struct amdgpu_vm_update_funcs amdgpu_vm_cpu_funcs;
420extern const struct amdgpu_vm_update_funcs amdgpu_vm_sdma_funcs;
421
422void amdgpu_vm_manager_init(struct amdgpu_device *adev);
423void amdgpu_vm_manager_fini(struct amdgpu_device *adev);
424
425int amdgpu_vm_set_pasid(struct amdgpu_device *adev, struct amdgpu_vm *vm,
426 u32 pasid);
427
428long amdgpu_vm_wait_idle(struct amdgpu_vm *vm, long timeout);
429int amdgpu_vm_init(struct amdgpu_device *adev, struct amdgpu_vm *vm, int32_t xcp_id);
430int amdgpu_vm_make_compute(struct amdgpu_device *adev, struct amdgpu_vm *vm);
431void amdgpu_vm_release_compute(struct amdgpu_device *adev, struct amdgpu_vm *vm);
432void amdgpu_vm_fini(struct amdgpu_device *adev, struct amdgpu_vm *vm);
433int amdgpu_vm_lock_pd(struct amdgpu_vm *vm, struct drm_exec *exec,
434 unsigned int num_fences);
435bool amdgpu_vm_ready(struct amdgpu_vm *vm);
436uint64_t amdgpu_vm_generation(struct amdgpu_device *adev, struct amdgpu_vm *vm);
437int amdgpu_vm_validate_pt_bos(struct amdgpu_device *adev, struct amdgpu_vm *vm,
438 int (*callback)(void *p, struct amdgpu_bo *bo),
439 void *param);
440int amdgpu_vm_flush(struct amdgpu_ring *ring, struct amdgpu_job *job, bool need_pipe_sync);
441int amdgpu_vm_update_pdes(struct amdgpu_device *adev,
442 struct amdgpu_vm *vm, bool immediate);
443int amdgpu_vm_clear_freed(struct amdgpu_device *adev,
444 struct amdgpu_vm *vm,
445 struct dma_fence **fence);
446int amdgpu_vm_handle_moved(struct amdgpu_device *adev,
447 struct amdgpu_vm *vm,
448 struct ww_acquire_ctx *ticket);
449int amdgpu_vm_flush_compute_tlb(struct amdgpu_device *adev,
450 struct amdgpu_vm *vm,
451 uint32_t flush_type,
452 uint32_t xcc_mask);
453void amdgpu_vm_bo_base_init(struct amdgpu_vm_bo_base *base,
454 struct amdgpu_vm *vm, struct amdgpu_bo *bo);
455int amdgpu_vm_update_range(struct amdgpu_device *adev, struct amdgpu_vm *vm,
456 bool immediate, bool unlocked, bool flush_tlb, bool allow_override,
457 struct dma_resv *resv, uint64_t start, uint64_t last,
458 uint64_t flags, uint64_t offset, uint64_t vram_base,
459 struct ttm_resource *res, dma_addr_t *pages_addr,
460 struct dma_fence **fence);
461int amdgpu_vm_bo_update(struct amdgpu_device *adev,
462 struct amdgpu_bo_va *bo_va,
463 bool clear);
464bool amdgpu_vm_evictable(struct amdgpu_bo *bo);
465void amdgpu_vm_bo_invalidate(struct amdgpu_device *adev,
466 struct amdgpu_bo *bo, bool evicted);
467uint64_t amdgpu_vm_map_gart(const dma_addr_t *pages_addr, uint64_t addr);
468struct amdgpu_bo_va *amdgpu_vm_bo_find(struct amdgpu_vm *vm,
469 struct amdgpu_bo *bo);
470struct amdgpu_bo_va *amdgpu_vm_bo_add(struct amdgpu_device *adev,
471 struct amdgpu_vm *vm,
472 struct amdgpu_bo *bo);
473int amdgpu_vm_bo_map(struct amdgpu_device *adev,
474 struct amdgpu_bo_va *bo_va,
475 uint64_t addr, uint64_t offset,
476 uint64_t size, uint64_t flags);
477int amdgpu_vm_bo_replace_map(struct amdgpu_device *adev,
478 struct amdgpu_bo_va *bo_va,
479 uint64_t addr, uint64_t offset,
480 uint64_t size, uint64_t flags);
481int amdgpu_vm_bo_unmap(struct amdgpu_device *adev,
482 struct amdgpu_bo_va *bo_va,
483 uint64_t addr);
484int amdgpu_vm_bo_clear_mappings(struct amdgpu_device *adev,
485 struct amdgpu_vm *vm,
486 uint64_t saddr, uint64_t size);
487struct amdgpu_bo_va_mapping *amdgpu_vm_bo_lookup_mapping(struct amdgpu_vm *vm,
488 uint64_t addr);
489void amdgpu_vm_bo_trace_cs(struct amdgpu_vm *vm, struct ww_acquire_ctx *ticket);
490void amdgpu_vm_bo_del(struct amdgpu_device *adev,
491 struct amdgpu_bo_va *bo_va);
492void amdgpu_vm_adjust_size(struct amdgpu_device *adev, uint32_t min_vm_size,
493 uint32_t fragment_size_default, unsigned max_level,
494 unsigned max_bits);
495int amdgpu_vm_ioctl(struct drm_device *dev, void *data, struct drm_file *filp);
496bool amdgpu_vm_need_pipeline_sync(struct amdgpu_ring *ring,
497 struct amdgpu_job *job);
498void amdgpu_vm_check_compute_bug(struct amdgpu_device *adev);
499
500void amdgpu_vm_get_task_info(struct amdgpu_device *adev, u32 pasid,
501 struct amdgpu_task_info *task_info);
502bool amdgpu_vm_handle_fault(struct amdgpu_device *adev, u32 pasid,
503 u32 vmid, u32 node_id, uint64_t addr,
504 bool write_fault);
505
506void amdgpu_vm_set_task_info(struct amdgpu_vm *vm);
507
508void amdgpu_vm_move_to_lru_tail(struct amdgpu_device *adev,
509 struct amdgpu_vm *vm);
510void amdgpu_vm_get_memory(struct amdgpu_vm *vm,
511 struct amdgpu_mem_stats *stats);
512
513int amdgpu_vm_pt_clear(struct amdgpu_device *adev, struct amdgpu_vm *vm,
514 struct amdgpu_bo_vm *vmbo, bool immediate);
515int amdgpu_vm_pt_create(struct amdgpu_device *adev, struct amdgpu_vm *vm,
516 int level, bool immediate, struct amdgpu_bo_vm **vmbo,
517 int32_t xcp_id);
518void amdgpu_vm_pt_free_root(struct amdgpu_device *adev, struct amdgpu_vm *vm);
519bool amdgpu_vm_pt_is_root_clean(struct amdgpu_device *adev,
520 struct amdgpu_vm *vm);
521
522int amdgpu_vm_pde_update(struct amdgpu_vm_update_params *params,
523 struct amdgpu_vm_bo_base *entry);
524int amdgpu_vm_ptes_update(struct amdgpu_vm_update_params *params,
525 uint64_t start, uint64_t end,
526 uint64_t dst, uint64_t flags);
527void amdgpu_vm_pt_free_work(struct work_struct *work);
528
529#if defined(CONFIG_DEBUG_FS)
530void amdgpu_debugfs_vm_bo_info(struct amdgpu_vm *vm, struct seq_file *m);
531#endif
532
533int amdgpu_vm_pt_map_tables(struct amdgpu_device *adev, struct amdgpu_vm *vm);
534
535/**
536 * amdgpu_vm_tlb_seq - return tlb flush sequence number
537 * @vm: the amdgpu_vm structure to query
538 *
539 * Returns the tlb flush sequence number which indicates that the VM TLBs needs
540 * to be invalidated whenever the sequence number change.
541 */
542static inline uint64_t amdgpu_vm_tlb_seq(struct amdgpu_vm *vm)
543{
544 unsigned long flags;
545 spinlock_t *lock;
546
547 /*
548 * Workaround to stop racing between the fence signaling and handling
549 * the cb. The lock is static after initially setting it up, just make
550 * sure that the dma_fence structure isn't freed up.
551 */
552 rcu_read_lock();
553 lock = vm->last_tlb_flush->lock;
554 rcu_read_unlock();
555
556 spin_lock_irqsave(lock, flags);
557 spin_unlock_irqrestore(lock, flags);
558
559 return atomic64_read(&vm->tlb_seq);
560}
561
562/*
563 * vm eviction_lock can be taken in MMU notifiers. Make sure no reclaim-FS
564 * happens while holding this lock anywhere to prevent deadlocks when
565 * an MMU notifier runs in reclaim-FS context.
566 */
567static inline void amdgpu_vm_eviction_lock(struct amdgpu_vm *vm)
568{
569 mutex_lock(&vm->eviction_lock);
570 vm->saved_flags = memalloc_noreclaim_save();
571}
572
573static inline bool amdgpu_vm_eviction_trylock(struct amdgpu_vm *vm)
574{
575 if (mutex_trylock(&vm->eviction_lock)) {
576 vm->saved_flags = memalloc_noreclaim_save();
577 return true;
578 }
579 return false;
580}
581
582static inline void amdgpu_vm_eviction_unlock(struct amdgpu_vm *vm)
583{
584 memalloc_noreclaim_restore(vm->saved_flags);
585 mutex_unlock(&vm->eviction_lock);
586}
587
588void amdgpu_vm_update_fault_cache(struct amdgpu_device *adev,
589 unsigned int pasid,
590 uint64_t addr,
591 uint32_t status,
592 unsigned int vmhub);
593
594#endif
1/*
2 * Copyright 2016 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 * Authors: Christian König
23 */
24#ifndef __AMDGPU_VM_H__
25#define __AMDGPU_VM_H__
26
27#include <linux/idr.h>
28#include <linux/kfifo.h>
29#include <linux/rbtree.h>
30#include <drm/gpu_scheduler.h>
31#include <drm/drm_file.h>
32#include <drm/ttm/ttm_bo.h>
33#include <linux/sched/mm.h>
34
35#include "amdgpu_sync.h"
36#include "amdgpu_ring.h"
37#include "amdgpu_ids.h"
38
39struct drm_exec;
40
41struct amdgpu_bo_va;
42struct amdgpu_job;
43struct amdgpu_bo_list_entry;
44struct amdgpu_bo_vm;
45
46/*
47 * GPUVM handling
48 */
49
50/* Maximum number of PTEs the hardware can write with one command */
51#define AMDGPU_VM_MAX_UPDATE_SIZE 0x3FFFF
52
53/* number of entries in page table */
54#define AMDGPU_VM_PTE_COUNT(adev) (1 << (adev)->vm_manager.block_size)
55
56#define AMDGPU_PTE_VALID (1ULL << 0)
57#define AMDGPU_PTE_SYSTEM (1ULL << 1)
58#define AMDGPU_PTE_SNOOPED (1ULL << 2)
59
60/* RV+ */
61#define AMDGPU_PTE_TMZ (1ULL << 3)
62
63/* VI only */
64#define AMDGPU_PTE_EXECUTABLE (1ULL << 4)
65
66#define AMDGPU_PTE_READABLE (1ULL << 5)
67#define AMDGPU_PTE_WRITEABLE (1ULL << 6)
68
69#define AMDGPU_PTE_FRAG(x) ((x & 0x1fULL) << 7)
70
71/* TILED for VEGA10, reserved for older ASICs */
72#define AMDGPU_PTE_PRT (1ULL << 51)
73
74/* PDE is handled as PTE for VEGA10 */
75#define AMDGPU_PDE_PTE (1ULL << 54)
76
77#define AMDGPU_PTE_LOG (1ULL << 55)
78
79/* PTE is handled as PDE for VEGA10 (Translate Further) */
80#define AMDGPU_PTE_TF (1ULL << 56)
81
82/* MALL noalloc for sienna_cichlid, reserved for older ASICs */
83#define AMDGPU_PTE_NOALLOC (1ULL << 58)
84
85/* PDE Block Fragment Size for VEGA10 */
86#define AMDGPU_PDE_BFS(a) ((uint64_t)a << 59)
87
88/* Flag combination to set no-retry with TF disabled */
89#define AMDGPU_VM_NORETRY_FLAGS (AMDGPU_PTE_EXECUTABLE | AMDGPU_PDE_PTE | \
90 AMDGPU_PTE_TF)
91
92/* Flag combination to set no-retry with TF enabled */
93#define AMDGPU_VM_NORETRY_FLAGS_TF (AMDGPU_PTE_VALID | AMDGPU_PTE_SYSTEM | \
94 AMDGPU_PTE_PRT)
95/* For GFX9 */
96#define AMDGPU_PTE_MTYPE_VG10_SHIFT(mtype) ((uint64_t)(mtype) << 57)
97#define AMDGPU_PTE_MTYPE_VG10_MASK AMDGPU_PTE_MTYPE_VG10_SHIFT(3ULL)
98#define AMDGPU_PTE_MTYPE_VG10(flags, mtype) \
99 (((uint64_t)(flags) & (~AMDGPU_PTE_MTYPE_VG10_MASK)) | \
100 AMDGPU_PTE_MTYPE_VG10_SHIFT(mtype))
101
102#define AMDGPU_MTYPE_NC 0
103#define AMDGPU_MTYPE_CC 2
104
105#define AMDGPU_PTE_DEFAULT_ATC (AMDGPU_PTE_SYSTEM \
106 | AMDGPU_PTE_SNOOPED \
107 | AMDGPU_PTE_EXECUTABLE \
108 | AMDGPU_PTE_READABLE \
109 | AMDGPU_PTE_WRITEABLE \
110 | AMDGPU_PTE_MTYPE_VG10(AMDGPU_MTYPE_CC))
111
112/* gfx10 */
113#define AMDGPU_PTE_MTYPE_NV10_SHIFT(mtype) ((uint64_t)(mtype) << 48)
114#define AMDGPU_PTE_MTYPE_NV10_MASK AMDGPU_PTE_MTYPE_NV10_SHIFT(7ULL)
115#define AMDGPU_PTE_MTYPE_NV10(flags, mtype) \
116 (((uint64_t)(flags) & (~AMDGPU_PTE_MTYPE_NV10_MASK)) | \
117 AMDGPU_PTE_MTYPE_NV10_SHIFT(mtype))
118
119/* gfx12 */
120#define AMDGPU_PTE_PRT_GFX12 (1ULL << 56)
121#define AMDGPU_PTE_PRT_FLAG(adev) \
122 ((amdgpu_ip_version((adev), GC_HWIP, 0) >= IP_VERSION(12, 0, 0)) ? AMDGPU_PTE_PRT_GFX12 : AMDGPU_PTE_PRT)
123
124#define AMDGPU_PTE_MTYPE_GFX12_SHIFT(mtype) ((uint64_t)(mtype) << 54)
125#define AMDGPU_PTE_MTYPE_GFX12_MASK AMDGPU_PTE_MTYPE_GFX12_SHIFT(3ULL)
126#define AMDGPU_PTE_MTYPE_GFX12(flags, mtype) \
127 (((uint64_t)(flags) & (~AMDGPU_PTE_MTYPE_GFX12_MASK)) | \
128 AMDGPU_PTE_MTYPE_GFX12_SHIFT(mtype))
129
130#define AMDGPU_PTE_DCC (1ULL << 58)
131#define AMDGPU_PTE_IS_PTE (1ULL << 63)
132
133/* PDE Block Fragment Size for gfx v12 */
134#define AMDGPU_PDE_BFS_GFX12(a) ((uint64_t)((a) & 0x1fULL) << 58)
135#define AMDGPU_PDE_BFS_FLAG(adev, a) \
136 ((amdgpu_ip_version((adev), GC_HWIP, 0) >= IP_VERSION(12, 0, 0)) ? AMDGPU_PDE_BFS_GFX12(a) : AMDGPU_PDE_BFS(a))
137/* PDE is handled as PTE for gfx v12 */
138#define AMDGPU_PDE_PTE_GFX12 (1ULL << 63)
139#define AMDGPU_PDE_PTE_FLAG(adev) \
140 ((amdgpu_ip_version((adev), GC_HWIP, 0) >= IP_VERSION(12, 0, 0)) ? AMDGPU_PDE_PTE_GFX12 : AMDGPU_PDE_PTE)
141
142/* How to program VM fault handling */
143#define AMDGPU_VM_FAULT_STOP_NEVER 0
144#define AMDGPU_VM_FAULT_STOP_FIRST 1
145#define AMDGPU_VM_FAULT_STOP_ALWAYS 2
146
147/* How much VRAM be reserved for page tables */
148#define AMDGPU_VM_RESERVED_VRAM (8ULL << 20)
149
150/*
151 * max number of VMHUB
152 * layout: max 8 GFXHUB + 4 MMHUB0 + 1 MMHUB1
153 */
154#define AMDGPU_MAX_VMHUBS 13
155#define AMDGPU_GFXHUB_START 0
156#define AMDGPU_MMHUB0_START 8
157#define AMDGPU_MMHUB1_START 12
158#define AMDGPU_GFXHUB(x) (AMDGPU_GFXHUB_START + (x))
159#define AMDGPU_MMHUB0(x) (AMDGPU_MMHUB0_START + (x))
160#define AMDGPU_MMHUB1(x) (AMDGPU_MMHUB1_START + (x))
161
162#define AMDGPU_IS_GFXHUB(x) ((x) >= AMDGPU_GFXHUB_START && (x) < AMDGPU_MMHUB0_START)
163#define AMDGPU_IS_MMHUB0(x) ((x) >= AMDGPU_MMHUB0_START && (x) < AMDGPU_MMHUB1_START)
164#define AMDGPU_IS_MMHUB1(x) ((x) >= AMDGPU_MMHUB1_START && (x) < AMDGPU_MAX_VMHUBS)
165
166/* Reserve space at top/bottom of address space for kernel use */
167#define AMDGPU_VA_RESERVED_CSA_SIZE (2ULL << 20)
168#define AMDGPU_VA_RESERVED_CSA_START(adev) (((adev)->vm_manager.max_pfn \
169 << AMDGPU_GPU_PAGE_SHIFT) \
170 - AMDGPU_VA_RESERVED_CSA_SIZE)
171#define AMDGPU_VA_RESERVED_SEQ64_SIZE (2ULL << 20)
172#define AMDGPU_VA_RESERVED_SEQ64_START(adev) (AMDGPU_VA_RESERVED_CSA_START(adev) \
173 - AMDGPU_VA_RESERVED_SEQ64_SIZE)
174#define AMDGPU_VA_RESERVED_TRAP_SIZE (2ULL << 12)
175#define AMDGPU_VA_RESERVED_TRAP_START(adev) (AMDGPU_VA_RESERVED_SEQ64_START(adev) \
176 - AMDGPU_VA_RESERVED_TRAP_SIZE)
177#define AMDGPU_VA_RESERVED_BOTTOM (1ULL << 16)
178#define AMDGPU_VA_RESERVED_TOP (AMDGPU_VA_RESERVED_TRAP_SIZE + \
179 AMDGPU_VA_RESERVED_SEQ64_SIZE + \
180 AMDGPU_VA_RESERVED_CSA_SIZE)
181
182/* See vm_update_mode */
183#define AMDGPU_VM_USE_CPU_FOR_GFX (1 << 0)
184#define AMDGPU_VM_USE_CPU_FOR_COMPUTE (1 << 1)
185
186/* VMPT level enumerate, and the hiberachy is:
187 * PDB2->PDB1->PDB0->PTB
188 */
189enum amdgpu_vm_level {
190 AMDGPU_VM_PDB2,
191 AMDGPU_VM_PDB1,
192 AMDGPU_VM_PDB0,
193 AMDGPU_VM_PTB
194};
195
196/* base structure for tracking BO usage in a VM */
197struct amdgpu_vm_bo_base {
198 /* constant after initialization */
199 struct amdgpu_vm *vm;
200 struct amdgpu_bo *bo;
201
202 /* protected by bo being reserved */
203 struct amdgpu_vm_bo_base *next;
204
205 /* protected by spinlock */
206 struct list_head vm_status;
207
208 /* protected by the BO being reserved */
209 bool moved;
210};
211
212/* provided by hw blocks that can write ptes, e.g., sdma */
213struct amdgpu_vm_pte_funcs {
214 /* number of dw to reserve per operation */
215 unsigned copy_pte_num_dw;
216
217 /* copy pte entries from GART */
218 void (*copy_pte)(struct amdgpu_ib *ib,
219 uint64_t pe, uint64_t src,
220 unsigned count);
221
222 /* write pte one entry at a time with addr mapping */
223 void (*write_pte)(struct amdgpu_ib *ib, uint64_t pe,
224 uint64_t value, unsigned count,
225 uint32_t incr);
226 /* for linear pte/pde updates without addr mapping */
227 void (*set_pte_pde)(struct amdgpu_ib *ib,
228 uint64_t pe,
229 uint64_t addr, unsigned count,
230 uint32_t incr, uint64_t flags);
231};
232
233struct amdgpu_task_info {
234 char process_name[TASK_COMM_LEN];
235 char task_name[TASK_COMM_LEN];
236 pid_t pid;
237 pid_t tgid;
238 struct kref refcount;
239};
240
241/**
242 * struct amdgpu_vm_update_params
243 *
244 * Encapsulate some VM table update parameters to reduce
245 * the number of function parameters
246 *
247 */
248struct amdgpu_vm_update_params {
249
250 /**
251 * @adev: amdgpu device we do this update for
252 */
253 struct amdgpu_device *adev;
254
255 /**
256 * @vm: optional amdgpu_vm we do this update for
257 */
258 struct amdgpu_vm *vm;
259
260 /**
261 * @immediate: if changes should be made immediately
262 */
263 bool immediate;
264
265 /**
266 * @unlocked: true if the root BO is not locked
267 */
268 bool unlocked;
269
270 /**
271 * @pages_addr:
272 *
273 * DMA addresses to use for mapping
274 */
275 dma_addr_t *pages_addr;
276
277 /**
278 * @job: job to used for hw submission
279 */
280 struct amdgpu_job *job;
281
282 /**
283 * @num_dw_left: number of dw left for the IB
284 */
285 unsigned int num_dw_left;
286
287 /**
288 * @needs_flush: true whenever we need to invalidate the TLB
289 */
290 bool needs_flush;
291
292 /**
293 * @allow_override: true for memory that is not uncached: allows MTYPE
294 * to be overridden for NUMA local memory.
295 */
296 bool allow_override;
297
298 /**
299 * @tlb_flush_waitlist: temporary storage for BOs until tlb_flush
300 */
301 struct list_head tlb_flush_waitlist;
302};
303
304struct amdgpu_vm_update_funcs {
305 int (*map_table)(struct amdgpu_bo_vm *bo);
306 int (*prepare)(struct amdgpu_vm_update_params *p,
307 struct amdgpu_sync *sync);
308 int (*update)(struct amdgpu_vm_update_params *p,
309 struct amdgpu_bo_vm *bo, uint64_t pe, uint64_t addr,
310 unsigned count, uint32_t incr, uint64_t flags);
311 int (*commit)(struct amdgpu_vm_update_params *p,
312 struct dma_fence **fence);
313};
314
315struct amdgpu_vm_fault_info {
316 /* fault address */
317 uint64_t addr;
318 /* fault status register */
319 uint32_t status;
320 /* which vmhub? gfxhub, mmhub, etc. */
321 unsigned int vmhub;
322};
323
324struct amdgpu_mem_stats {
325 struct drm_memory_stats drm;
326
327 /* buffers that requested this placement */
328 uint64_t requested;
329 /* buffers that requested this placement
330 * but are currently evicted */
331 uint64_t evicted;
332};
333
334struct amdgpu_vm {
335 /* tree of virtual addresses mapped */
336 struct rb_root_cached va;
337
338 /* Lock to prevent eviction while we are updating page tables
339 * use vm_eviction_lock/unlock(vm)
340 */
341 struct mutex eviction_lock;
342 bool evicting;
343 unsigned int saved_flags;
344
345 /* Lock to protect vm_bo add/del/move on all lists of vm */
346 spinlock_t status_lock;
347
348 /* Per-VM and PT BOs who needs a validation */
349 struct list_head evicted;
350
351 /* BOs for user mode queues that need a validation */
352 struct list_head evicted_user;
353
354 /* PT BOs which relocated and their parent need an update */
355 struct list_head relocated;
356
357 /* per VM BOs moved, but not yet updated in the PT */
358 struct list_head moved;
359
360 /* All BOs of this VM not currently in the state machine */
361 struct list_head idle;
362
363 /* regular invalidated BOs, but not yet updated in the PT */
364 struct list_head invalidated;
365
366 /* BO mappings freed, but not yet updated in the PT */
367 struct list_head freed;
368
369 /* BOs which are invalidated, has been updated in the PTs */
370 struct list_head done;
371
372 /* PT BOs scheduled to free and fill with zero if vm_resv is not hold */
373 struct list_head pt_freed;
374 struct work_struct pt_free_work;
375
376 /* contains the page directory */
377 struct amdgpu_vm_bo_base root;
378 struct dma_fence *last_update;
379
380 /* Scheduler entities for page table updates */
381 struct drm_sched_entity immediate;
382 struct drm_sched_entity delayed;
383
384 /* Last finished delayed update */
385 atomic64_t tlb_seq;
386 struct dma_fence *last_tlb_flush;
387 atomic64_t kfd_last_flushed_seq;
388 uint64_t tlb_fence_context;
389
390 /* How many times we had to re-generate the page tables */
391 uint64_t generation;
392
393 /* Last unlocked submission to the scheduler entities */
394 struct dma_fence *last_unlocked;
395
396 unsigned int pasid;
397 bool reserved_vmid[AMDGPU_MAX_VMHUBS];
398
399 /* Flag to indicate if VM tables are updated by CPU or GPU (SDMA) */
400 bool use_cpu_for_update;
401
402 /* Functions to use for VM table updates */
403 const struct amdgpu_vm_update_funcs *update_funcs;
404
405 /* Up to 128 pending retry page faults */
406 DECLARE_KFIFO(faults, u64, 128);
407
408 /* Points to the KFD process VM info */
409 struct amdkfd_process_info *process_info;
410
411 /* List node in amdkfd_process_info.vm_list_head */
412 struct list_head vm_list_node;
413
414 /* Valid while the PD is reserved or fenced */
415 uint64_t pd_phys_addr;
416
417 /* Some basic info about the task */
418 struct amdgpu_task_info *task_info;
419
420 /* Store positions of group of BOs */
421 struct ttm_lru_bulk_move lru_bulk_move;
422 /* Flag to indicate if VM is used for compute */
423 bool is_compute_context;
424
425 /* Memory partition number, -1 means any partition */
426 int8_t mem_id;
427
428 /* cached fault info */
429 struct amdgpu_vm_fault_info fault_info;
430};
431
432struct amdgpu_vm_manager {
433 /* Handling of VMIDs */
434 struct amdgpu_vmid_mgr id_mgr[AMDGPU_MAX_VMHUBS];
435 unsigned int first_kfd_vmid;
436 bool concurrent_flush;
437
438 /* Handling of VM fences */
439 u64 fence_context;
440 unsigned seqno[AMDGPU_MAX_RINGS];
441
442 uint64_t max_pfn;
443 uint32_t num_level;
444 uint32_t block_size;
445 uint32_t fragment_size;
446 enum amdgpu_vm_level root_level;
447 /* vram base address for page table entry */
448 u64 vram_base_offset;
449 /* vm pte handling */
450 const struct amdgpu_vm_pte_funcs *vm_pte_funcs;
451 struct drm_gpu_scheduler *vm_pte_scheds[AMDGPU_MAX_RINGS];
452 unsigned vm_pte_num_scheds;
453 struct amdgpu_ring *page_fault;
454
455 /* partial resident texture handling */
456 spinlock_t prt_lock;
457 atomic_t num_prt_users;
458
459 /* controls how VM page tables are updated for Graphics and Compute.
460 * BIT0[= 0] Graphics updated by SDMA [= 1] by CPU
461 * BIT1[= 0] Compute updated by SDMA [= 1] by CPU
462 */
463 int vm_update_mode;
464
465 /* PASID to VM mapping, will be used in interrupt context to
466 * look up VM of a page fault
467 */
468 struct xarray pasids;
469 /* Global registration of recent page fault information */
470 struct amdgpu_vm_fault_info fault_info;
471};
472
473struct amdgpu_bo_va_mapping;
474
475#define amdgpu_vm_copy_pte(adev, ib, pe, src, count) ((adev)->vm_manager.vm_pte_funcs->copy_pte((ib), (pe), (src), (count)))
476#define amdgpu_vm_write_pte(adev, ib, pe, value, count, incr) ((adev)->vm_manager.vm_pte_funcs->write_pte((ib), (pe), (value), (count), (incr)))
477#define amdgpu_vm_set_pte_pde(adev, ib, pe, addr, count, incr, flags) ((adev)->vm_manager.vm_pte_funcs->set_pte_pde((ib), (pe), (addr), (count), (incr), (flags)))
478
479extern const struct amdgpu_vm_update_funcs amdgpu_vm_cpu_funcs;
480extern const struct amdgpu_vm_update_funcs amdgpu_vm_sdma_funcs;
481
482void amdgpu_vm_manager_init(struct amdgpu_device *adev);
483void amdgpu_vm_manager_fini(struct amdgpu_device *adev);
484
485int amdgpu_vm_set_pasid(struct amdgpu_device *adev, struct amdgpu_vm *vm,
486 u32 pasid);
487
488long amdgpu_vm_wait_idle(struct amdgpu_vm *vm, long timeout);
489int amdgpu_vm_init(struct amdgpu_device *adev, struct amdgpu_vm *vm, int32_t xcp_id);
490int amdgpu_vm_make_compute(struct amdgpu_device *adev, struct amdgpu_vm *vm);
491void amdgpu_vm_release_compute(struct amdgpu_device *adev, struct amdgpu_vm *vm);
492void amdgpu_vm_fini(struct amdgpu_device *adev, struct amdgpu_vm *vm);
493int amdgpu_vm_lock_pd(struct amdgpu_vm *vm, struct drm_exec *exec,
494 unsigned int num_fences);
495bool amdgpu_vm_ready(struct amdgpu_vm *vm);
496uint64_t amdgpu_vm_generation(struct amdgpu_device *adev, struct amdgpu_vm *vm);
497int amdgpu_vm_validate(struct amdgpu_device *adev, struct amdgpu_vm *vm,
498 struct ww_acquire_ctx *ticket,
499 int (*callback)(void *p, struct amdgpu_bo *bo),
500 void *param);
501int amdgpu_vm_flush(struct amdgpu_ring *ring, struct amdgpu_job *job, bool need_pipe_sync);
502int amdgpu_vm_update_pdes(struct amdgpu_device *adev,
503 struct amdgpu_vm *vm, bool immediate);
504int amdgpu_vm_clear_freed(struct amdgpu_device *adev,
505 struct amdgpu_vm *vm,
506 struct dma_fence **fence);
507int amdgpu_vm_handle_moved(struct amdgpu_device *adev,
508 struct amdgpu_vm *vm,
509 struct ww_acquire_ctx *ticket);
510int amdgpu_vm_flush_compute_tlb(struct amdgpu_device *adev,
511 struct amdgpu_vm *vm,
512 uint32_t flush_type,
513 uint32_t xcc_mask);
514void amdgpu_vm_bo_base_init(struct amdgpu_vm_bo_base *base,
515 struct amdgpu_vm *vm, struct amdgpu_bo *bo);
516int amdgpu_vm_update_range(struct amdgpu_device *adev, struct amdgpu_vm *vm,
517 bool immediate, bool unlocked, bool flush_tlb,
518 bool allow_override, struct amdgpu_sync *sync,
519 uint64_t start, uint64_t last, uint64_t flags,
520 uint64_t offset, uint64_t vram_base,
521 struct ttm_resource *res, dma_addr_t *pages_addr,
522 struct dma_fence **fence);
523int amdgpu_vm_bo_update(struct amdgpu_device *adev,
524 struct amdgpu_bo_va *bo_va,
525 bool clear);
526bool amdgpu_vm_evictable(struct amdgpu_bo *bo);
527void amdgpu_vm_bo_invalidate(struct amdgpu_device *adev,
528 struct amdgpu_bo *bo, bool evicted);
529uint64_t amdgpu_vm_map_gart(const dma_addr_t *pages_addr, uint64_t addr);
530struct amdgpu_bo_va *amdgpu_vm_bo_find(struct amdgpu_vm *vm,
531 struct amdgpu_bo *bo);
532struct amdgpu_bo_va *amdgpu_vm_bo_add(struct amdgpu_device *adev,
533 struct amdgpu_vm *vm,
534 struct amdgpu_bo *bo);
535int amdgpu_vm_bo_map(struct amdgpu_device *adev,
536 struct amdgpu_bo_va *bo_va,
537 uint64_t addr, uint64_t offset,
538 uint64_t size, uint64_t flags);
539int amdgpu_vm_bo_replace_map(struct amdgpu_device *adev,
540 struct amdgpu_bo_va *bo_va,
541 uint64_t addr, uint64_t offset,
542 uint64_t size, uint64_t flags);
543int amdgpu_vm_bo_unmap(struct amdgpu_device *adev,
544 struct amdgpu_bo_va *bo_va,
545 uint64_t addr);
546int amdgpu_vm_bo_clear_mappings(struct amdgpu_device *adev,
547 struct amdgpu_vm *vm,
548 uint64_t saddr, uint64_t size);
549struct amdgpu_bo_va_mapping *amdgpu_vm_bo_lookup_mapping(struct amdgpu_vm *vm,
550 uint64_t addr);
551void amdgpu_vm_bo_trace_cs(struct amdgpu_vm *vm, struct ww_acquire_ctx *ticket);
552void amdgpu_vm_bo_del(struct amdgpu_device *adev,
553 struct amdgpu_bo_va *bo_va);
554void amdgpu_vm_adjust_size(struct amdgpu_device *adev, uint32_t min_vm_size,
555 uint32_t fragment_size_default, unsigned max_level,
556 unsigned max_bits);
557int amdgpu_vm_ioctl(struct drm_device *dev, void *data, struct drm_file *filp);
558bool amdgpu_vm_need_pipeline_sync(struct amdgpu_ring *ring,
559 struct amdgpu_job *job);
560void amdgpu_vm_check_compute_bug(struct amdgpu_device *adev);
561
562struct amdgpu_task_info *
563amdgpu_vm_get_task_info_pasid(struct amdgpu_device *adev, u32 pasid);
564
565struct amdgpu_task_info *
566amdgpu_vm_get_task_info_vm(struct amdgpu_vm *vm);
567
568void amdgpu_vm_put_task_info(struct amdgpu_task_info *task_info);
569
570bool amdgpu_vm_handle_fault(struct amdgpu_device *adev, u32 pasid,
571 u32 vmid, u32 node_id, uint64_t addr, uint64_t ts,
572 bool write_fault);
573
574void amdgpu_vm_set_task_info(struct amdgpu_vm *vm);
575
576void amdgpu_vm_move_to_lru_tail(struct amdgpu_device *adev,
577 struct amdgpu_vm *vm);
578void amdgpu_vm_get_memory(struct amdgpu_vm *vm,
579 struct amdgpu_mem_stats *stats,
580 unsigned int size);
581
582int amdgpu_vm_pt_clear(struct amdgpu_device *adev, struct amdgpu_vm *vm,
583 struct amdgpu_bo_vm *vmbo, bool immediate);
584int amdgpu_vm_pt_create(struct amdgpu_device *adev, struct amdgpu_vm *vm,
585 int level, bool immediate, struct amdgpu_bo_vm **vmbo,
586 int32_t xcp_id);
587void amdgpu_vm_pt_free_root(struct amdgpu_device *adev, struct amdgpu_vm *vm);
588
589int amdgpu_vm_pde_update(struct amdgpu_vm_update_params *params,
590 struct amdgpu_vm_bo_base *entry);
591int amdgpu_vm_ptes_update(struct amdgpu_vm_update_params *params,
592 uint64_t start, uint64_t end,
593 uint64_t dst, uint64_t flags);
594void amdgpu_vm_pt_free_work(struct work_struct *work);
595void amdgpu_vm_pt_free_list(struct amdgpu_device *adev,
596 struct amdgpu_vm_update_params *params);
597
598#if defined(CONFIG_DEBUG_FS)
599void amdgpu_debugfs_vm_bo_info(struct amdgpu_vm *vm, struct seq_file *m);
600#endif
601
602int amdgpu_vm_pt_map_tables(struct amdgpu_device *adev, struct amdgpu_vm *vm);
603
604bool amdgpu_vm_is_bo_always_valid(struct amdgpu_vm *vm, struct amdgpu_bo *bo);
605
606/**
607 * amdgpu_vm_tlb_seq - return tlb flush sequence number
608 * @vm: the amdgpu_vm structure to query
609 *
610 * Returns the tlb flush sequence number which indicates that the VM TLBs needs
611 * to be invalidated whenever the sequence number change.
612 */
613static inline uint64_t amdgpu_vm_tlb_seq(struct amdgpu_vm *vm)
614{
615 unsigned long flags;
616 spinlock_t *lock;
617
618 /*
619 * Workaround to stop racing between the fence signaling and handling
620 * the cb. The lock is static after initially setting it up, just make
621 * sure that the dma_fence structure isn't freed up.
622 */
623 rcu_read_lock();
624 lock = vm->last_tlb_flush->lock;
625 rcu_read_unlock();
626
627 spin_lock_irqsave(lock, flags);
628 spin_unlock_irqrestore(lock, flags);
629
630 return atomic64_read(&vm->tlb_seq);
631}
632
633/*
634 * vm eviction_lock can be taken in MMU notifiers. Make sure no reclaim-FS
635 * happens while holding this lock anywhere to prevent deadlocks when
636 * an MMU notifier runs in reclaim-FS context.
637 */
638static inline void amdgpu_vm_eviction_lock(struct amdgpu_vm *vm)
639{
640 mutex_lock(&vm->eviction_lock);
641 vm->saved_flags = memalloc_noreclaim_save();
642}
643
644static inline bool amdgpu_vm_eviction_trylock(struct amdgpu_vm *vm)
645{
646 if (mutex_trylock(&vm->eviction_lock)) {
647 vm->saved_flags = memalloc_noreclaim_save();
648 return true;
649 }
650 return false;
651}
652
653static inline void amdgpu_vm_eviction_unlock(struct amdgpu_vm *vm)
654{
655 memalloc_noreclaim_restore(vm->saved_flags);
656 mutex_unlock(&vm->eviction_lock);
657}
658
659void amdgpu_vm_update_fault_cache(struct amdgpu_device *adev,
660 unsigned int pasid,
661 uint64_t addr,
662 uint32_t status,
663 unsigned int vmhub);
664void amdgpu_vm_tlb_fence_create(struct amdgpu_device *adev,
665 struct amdgpu_vm *vm,
666 struct dma_fence **fence);
667
668#endif