Loading...
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Copyright (C) 2015 - 2016 Cavium, Inc.
4 */
5
6#include <linux/bitfield.h>
7#include <linux/kernel.h>
8#include <linux/init.h>
9#include <linux/pci.h>
10#include <linux/of_address.h>
11#include <linux/of_pci.h>
12#include <linux/pci-acpi.h>
13#include <linux/pci-ecam.h>
14#include <linux/platform_device.h>
15#include <linux/io-64-nonatomic-lo-hi.h>
16#include "../pci.h"
17
18#if defined(CONFIG_PCI_HOST_THUNDER_PEM) || (defined(CONFIG_ACPI) && defined(CONFIG_PCI_QUIRKS))
19
20#define PEM_CFG_WR 0x28
21#define PEM_CFG_RD 0x30
22
23/*
24 * Enhanced Configuration Access Mechanism (ECAM)
25 *
26 * N.B. This is a non-standard platform-specific ECAM bus shift value. For
27 * standard values defined in the PCI Express Base Specification see
28 * include/linux/pci-ecam.h.
29 */
30#define THUNDER_PCIE_ECAM_BUS_SHIFT 24
31
32struct thunder_pem_pci {
33 u32 ea_entry[3];
34 void __iomem *pem_reg_base;
35};
36
37static int thunder_pem_bridge_read(struct pci_bus *bus, unsigned int devfn,
38 int where, int size, u32 *val)
39{
40 u64 read_val, tmp_val;
41 struct pci_config_window *cfg = bus->sysdata;
42 struct thunder_pem_pci *pem_pci = (struct thunder_pem_pci *)cfg->priv;
43
44 if (devfn != 0 || where >= 2048)
45 return PCIBIOS_DEVICE_NOT_FOUND;
46
47 /*
48 * 32-bit accesses only. Write the address to the low order
49 * bits of PEM_CFG_RD, then trigger the read by reading back.
50 * The config data lands in the upper 32-bits of PEM_CFG_RD.
51 */
52 read_val = where & ~3ull;
53 writeq(read_val, pem_pci->pem_reg_base + PEM_CFG_RD);
54 read_val = readq(pem_pci->pem_reg_base + PEM_CFG_RD);
55 read_val >>= 32;
56
57 /*
58 * The config space contains some garbage, fix it up. Also
59 * synthesize an EA capability for the BAR used by MSI-X.
60 */
61 switch (where & ~3) {
62 case 0x40:
63 read_val &= 0xffff00ff;
64 read_val |= 0x00007000; /* Skip MSI CAP */
65 break;
66 case 0x70: /* Express Cap */
67 /*
68 * Change PME interrupt to vector 2 on T88 where it
69 * reads as 0, else leave it alone.
70 */
71 if (!(read_val & (0x1f << 25)))
72 read_val |= (2u << 25);
73 break;
74 case 0xb0: /* MSI-X Cap */
75 /* TableSize=2 or 4, Next Cap is EA */
76 read_val &= 0xc00000ff;
77 /*
78 * If Express Cap(0x70) raw PME vector reads as 0 we are on
79 * T88 and TableSize is reported as 4, else TableSize
80 * is 2.
81 */
82 writeq(0x70, pem_pci->pem_reg_base + PEM_CFG_RD);
83 tmp_val = readq(pem_pci->pem_reg_base + PEM_CFG_RD);
84 tmp_val >>= 32;
85 if (!(tmp_val & (0x1f << 25)))
86 read_val |= 0x0003bc00;
87 else
88 read_val |= 0x0001bc00;
89 break;
90 case 0xb4:
91 /* Table offset=0, BIR=0 */
92 read_val = 0x00000000;
93 break;
94 case 0xb8:
95 /* BPA offset=0xf0000, BIR=0 */
96 read_val = 0x000f0000;
97 break;
98 case 0xbc:
99 /* EA, 1 entry, no next Cap */
100 read_val = 0x00010014;
101 break;
102 case 0xc0:
103 /* DW2 for type-1 */
104 read_val = 0x00000000;
105 break;
106 case 0xc4:
107 /* Entry BEI=0, PP=0x00, SP=0xff, ES=3 */
108 read_val = 0x80ff0003;
109 break;
110 case 0xc8:
111 read_val = pem_pci->ea_entry[0];
112 break;
113 case 0xcc:
114 read_val = pem_pci->ea_entry[1];
115 break;
116 case 0xd0:
117 read_val = pem_pci->ea_entry[2];
118 break;
119 default:
120 break;
121 }
122 read_val >>= (8 * (where & 3));
123 switch (size) {
124 case 1:
125 read_val &= 0xff;
126 break;
127 case 2:
128 read_val &= 0xffff;
129 break;
130 default:
131 break;
132 }
133 *val = read_val;
134 return PCIBIOS_SUCCESSFUL;
135}
136
137static int thunder_pem_config_read(struct pci_bus *bus, unsigned int devfn,
138 int where, int size, u32 *val)
139{
140 struct pci_config_window *cfg = bus->sysdata;
141
142 if (bus->number < cfg->busr.start ||
143 bus->number > cfg->busr.end)
144 return PCIBIOS_DEVICE_NOT_FOUND;
145
146 /*
147 * The first device on the bus is the PEM PCIe bridge.
148 * Special case its config access.
149 */
150 if (bus->number == cfg->busr.start)
151 return thunder_pem_bridge_read(bus, devfn, where, size, val);
152
153 return pci_generic_config_read(bus, devfn, where, size, val);
154}
155
156/*
157 * Some of the w1c_bits below also include read-only or non-writable
158 * reserved bits, this makes the code simpler and is OK as the bits
159 * are not affected by writing zeros to them.
160 */
161static u32 thunder_pem_bridge_w1c_bits(u64 where_aligned)
162{
163 u32 w1c_bits = 0;
164
165 switch (where_aligned) {
166 case 0x04: /* Command/Status */
167 case 0x1c: /* Base and I/O Limit/Secondary Status */
168 w1c_bits = 0xff000000;
169 break;
170 case 0x44: /* Power Management Control and Status */
171 w1c_bits = 0xfffffe00;
172 break;
173 case 0x78: /* Device Control/Device Status */
174 case 0x80: /* Link Control/Link Status */
175 case 0x88: /* Slot Control/Slot Status */
176 case 0x90: /* Root Status */
177 case 0xa0: /* Link Control 2 Registers/Link Status 2 */
178 w1c_bits = 0xffff0000;
179 break;
180 case 0x104: /* Uncorrectable Error Status */
181 case 0x110: /* Correctable Error Status */
182 case 0x130: /* Error Status */
183 case 0x160: /* Link Control 4 */
184 w1c_bits = 0xffffffff;
185 break;
186 default:
187 break;
188 }
189 return w1c_bits;
190}
191
192/* Some bits must be written to one so they appear to be read-only. */
193static u32 thunder_pem_bridge_w1_bits(u64 where_aligned)
194{
195 u32 w1_bits;
196
197 switch (where_aligned) {
198 case 0x1c: /* I/O Base / I/O Limit, Secondary Status */
199 /* Force 32-bit I/O addressing. */
200 w1_bits = 0x0101;
201 break;
202 case 0x24: /* Prefetchable Memory Base / Prefetchable Memory Limit */
203 /* Force 64-bit addressing */
204 w1_bits = 0x00010001;
205 break;
206 default:
207 w1_bits = 0;
208 break;
209 }
210 return w1_bits;
211}
212
213static int thunder_pem_bridge_write(struct pci_bus *bus, unsigned int devfn,
214 int where, int size, u32 val)
215{
216 struct pci_config_window *cfg = bus->sysdata;
217 struct thunder_pem_pci *pem_pci = (struct thunder_pem_pci *)cfg->priv;
218 u64 write_val, read_val;
219 u64 where_aligned = where & ~3ull;
220 u32 mask = 0;
221
222
223 if (devfn != 0 || where >= 2048)
224 return PCIBIOS_DEVICE_NOT_FOUND;
225
226 /*
227 * 32-bit accesses only. If the write is for a size smaller
228 * than 32-bits, we must first read the 32-bit value and merge
229 * in the desired bits and then write the whole 32-bits back
230 * out.
231 */
232 switch (size) {
233 case 1:
234 writeq(where_aligned, pem_pci->pem_reg_base + PEM_CFG_RD);
235 read_val = readq(pem_pci->pem_reg_base + PEM_CFG_RD);
236 read_val >>= 32;
237 mask = ~(0xff << (8 * (where & 3)));
238 read_val &= mask;
239 val = (val & 0xff) << (8 * (where & 3));
240 val |= (u32)read_val;
241 break;
242 case 2:
243 writeq(where_aligned, pem_pci->pem_reg_base + PEM_CFG_RD);
244 read_val = readq(pem_pci->pem_reg_base + PEM_CFG_RD);
245 read_val >>= 32;
246 mask = ~(0xffff << (8 * (where & 3)));
247 read_val &= mask;
248 val = (val & 0xffff) << (8 * (where & 3));
249 val |= (u32)read_val;
250 break;
251 default:
252 break;
253 }
254
255 /*
256 * By expanding the write width to 32 bits, we may
257 * inadvertently hit some W1C bits that were not intended to
258 * be written. Calculate the mask that must be applied to the
259 * data to be written to avoid these cases.
260 */
261 if (mask) {
262 u32 w1c_bits = thunder_pem_bridge_w1c_bits(where);
263
264 if (w1c_bits) {
265 mask &= w1c_bits;
266 val &= ~mask;
267 }
268 }
269
270 /*
271 * Some bits must be read-only with value of one. Since the
272 * access method allows these to be cleared if a zero is
273 * written, force them to one before writing.
274 */
275 val |= thunder_pem_bridge_w1_bits(where_aligned);
276
277 /*
278 * Low order bits are the config address, the high order 32
279 * bits are the data to be written.
280 */
281 write_val = (((u64)val) << 32) | where_aligned;
282 writeq(write_val, pem_pci->pem_reg_base + PEM_CFG_WR);
283 return PCIBIOS_SUCCESSFUL;
284}
285
286static int thunder_pem_config_write(struct pci_bus *bus, unsigned int devfn,
287 int where, int size, u32 val)
288{
289 struct pci_config_window *cfg = bus->sysdata;
290
291 if (bus->number < cfg->busr.start ||
292 bus->number > cfg->busr.end)
293 return PCIBIOS_DEVICE_NOT_FOUND;
294 /*
295 * The first device on the bus is the PEM PCIe bridge.
296 * Special case its config access.
297 */
298 if (bus->number == cfg->busr.start)
299 return thunder_pem_bridge_write(bus, devfn, where, size, val);
300
301
302 return pci_generic_config_write(bus, devfn, where, size, val);
303}
304
305static int thunder_pem_init(struct device *dev, struct pci_config_window *cfg,
306 struct resource *res_pem)
307{
308 struct thunder_pem_pci *pem_pci;
309 resource_size_t bar4_start;
310
311 pem_pci = devm_kzalloc(dev, sizeof(*pem_pci), GFP_KERNEL);
312 if (!pem_pci)
313 return -ENOMEM;
314
315 pem_pci->pem_reg_base = devm_ioremap(dev, res_pem->start, 0x10000);
316 if (!pem_pci->pem_reg_base)
317 return -ENOMEM;
318
319 /*
320 * The MSI-X BAR for the PEM and AER interrupts is located at
321 * a fixed offset from the PEM register base. Generate a
322 * fragment of the synthesized Enhanced Allocation capability
323 * structure here for the BAR.
324 */
325 bar4_start = res_pem->start + 0xf00000;
326 pem_pci->ea_entry[0] = lower_32_bits(bar4_start) | 2;
327 pem_pci->ea_entry[1] = lower_32_bits(res_pem->end - bar4_start) & ~3u;
328 pem_pci->ea_entry[2] = upper_32_bits(bar4_start);
329
330 cfg->priv = pem_pci;
331 return 0;
332}
333
334#if defined(CONFIG_ACPI) && defined(CONFIG_PCI_QUIRKS)
335
336#define PEM_RES_BASE 0x87e0c0000000ULL
337#define PEM_NODE_MASK GENMASK_ULL(45, 44)
338#define PEM_INDX_MASK GENMASK_ULL(26, 24)
339#define PEM_MIN_DOM_IN_NODE 4
340#define PEM_MAX_DOM_IN_NODE 10
341
342static void thunder_pem_reserve_range(struct device *dev, int seg,
343 struct resource *r)
344{
345 resource_size_t start = r->start, end = r->end;
346 struct resource *res;
347 const char *regionid;
348
349 regionid = kasprintf(GFP_KERNEL, "PEM RC:%d", seg);
350 if (!regionid)
351 return;
352
353 res = request_mem_region(start, end - start + 1, regionid);
354 if (res)
355 res->flags &= ~IORESOURCE_BUSY;
356 else
357 kfree(regionid);
358
359 dev_info(dev, "%pR %s reserved\n", r,
360 res ? "has been" : "could not be");
361}
362
363static void thunder_pem_legacy_fw(struct acpi_pci_root *root,
364 struct resource *res_pem)
365{
366 int node = acpi_get_node(root->device->handle);
367 int index;
368
369 if (node == NUMA_NO_NODE)
370 node = 0;
371
372 index = root->segment - PEM_MIN_DOM_IN_NODE;
373 index -= node * PEM_MAX_DOM_IN_NODE;
374 res_pem->start = PEM_RES_BASE | FIELD_PREP(PEM_NODE_MASK, node) |
375 FIELD_PREP(PEM_INDX_MASK, index);
376 res_pem->flags = IORESOURCE_MEM;
377}
378
379static int thunder_pem_acpi_init(struct pci_config_window *cfg)
380{
381 struct device *dev = cfg->parent;
382 struct acpi_device *adev = to_acpi_device(dev);
383 struct acpi_pci_root *root = acpi_driver_data(adev);
384 struct resource *res_pem;
385 int ret;
386
387 res_pem = devm_kzalloc(&adev->dev, sizeof(*res_pem), GFP_KERNEL);
388 if (!res_pem)
389 return -ENOMEM;
390
391 ret = acpi_get_rc_resources(dev, "CAVA02B", root->segment, res_pem);
392
393 /*
394 * If we fail to gather resources it means that we run with old
395 * FW where we need to calculate PEM-specific resources manually.
396 */
397 if (ret) {
398 thunder_pem_legacy_fw(root, res_pem);
399 /*
400 * Reserve 64K size PEM specific resources. The full 16M range
401 * size is required for thunder_pem_init() call.
402 */
403 res_pem->end = res_pem->start + SZ_64K - 1;
404 thunder_pem_reserve_range(dev, root->segment, res_pem);
405 res_pem->end = res_pem->start + SZ_16M - 1;
406
407 /* Reserve PCI configuration space as well. */
408 thunder_pem_reserve_range(dev, root->segment, &cfg->res);
409 }
410
411 return thunder_pem_init(dev, cfg, res_pem);
412}
413
414const struct pci_ecam_ops thunder_pem_ecam_ops = {
415 .bus_shift = THUNDER_PCIE_ECAM_BUS_SHIFT,
416 .init = thunder_pem_acpi_init,
417 .pci_ops = {
418 .map_bus = pci_ecam_map_bus,
419 .read = thunder_pem_config_read,
420 .write = thunder_pem_config_write,
421 }
422};
423
424#endif
425
426#ifdef CONFIG_PCI_HOST_THUNDER_PEM
427
428static int thunder_pem_platform_init(struct pci_config_window *cfg)
429{
430 struct device *dev = cfg->parent;
431 struct platform_device *pdev = to_platform_device(dev);
432 struct resource *res_pem;
433
434 if (!dev->of_node)
435 return -EINVAL;
436
437 /*
438 * The second register range is the PEM bridge to the PCIe
439 * bus. It has a different config access method than those
440 * devices behind the bridge.
441 */
442 res_pem = platform_get_resource(pdev, IORESOURCE_MEM, 1);
443 if (!res_pem) {
444 dev_err(dev, "missing \"reg[1]\"property\n");
445 return -EINVAL;
446 }
447
448 return thunder_pem_init(dev, cfg, res_pem);
449}
450
451static const struct pci_ecam_ops pci_thunder_pem_ops = {
452 .bus_shift = THUNDER_PCIE_ECAM_BUS_SHIFT,
453 .init = thunder_pem_platform_init,
454 .pci_ops = {
455 .map_bus = pci_ecam_map_bus,
456 .read = thunder_pem_config_read,
457 .write = thunder_pem_config_write,
458 }
459};
460
461static const struct of_device_id thunder_pem_of_match[] = {
462 {
463 .compatible = "cavium,pci-host-thunder-pem",
464 .data = &pci_thunder_pem_ops,
465 },
466 { },
467};
468
469static struct platform_driver thunder_pem_driver = {
470 .driver = {
471 .name = KBUILD_MODNAME,
472 .of_match_table = thunder_pem_of_match,
473 .suppress_bind_attrs = true,
474 },
475 .probe = pci_host_common_probe,
476};
477builtin_platform_driver(thunder_pem_driver);
478
479#endif
480#endif
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Copyright (C) 2015 - 2016 Cavium, Inc.
4 */
5
6#include <linux/bitfield.h>
7#include <linux/kernel.h>
8#include <linux/init.h>
9#include <linux/pci.h>
10#include <linux/of_address.h>
11#include <linux/of_pci.h>
12#include <linux/pci-acpi.h>
13#include <linux/pci-ecam.h>
14#include <linux/platform_device.h>
15#include "../pci.h"
16
17#if defined(CONFIG_PCI_HOST_THUNDER_PEM) || (defined(CONFIG_ACPI) && defined(CONFIG_PCI_QUIRKS))
18
19#define PEM_CFG_WR 0x28
20#define PEM_CFG_RD 0x30
21
22struct thunder_pem_pci {
23 u32 ea_entry[3];
24 void __iomem *pem_reg_base;
25};
26
27static int thunder_pem_bridge_read(struct pci_bus *bus, unsigned int devfn,
28 int where, int size, u32 *val)
29{
30 u64 read_val, tmp_val;
31 struct pci_config_window *cfg = bus->sysdata;
32 struct thunder_pem_pci *pem_pci = (struct thunder_pem_pci *)cfg->priv;
33
34 if (devfn != 0 || where >= 2048) {
35 *val = ~0;
36 return PCIBIOS_DEVICE_NOT_FOUND;
37 }
38
39 /*
40 * 32-bit accesses only. Write the address to the low order
41 * bits of PEM_CFG_RD, then trigger the read by reading back.
42 * The config data lands in the upper 32-bits of PEM_CFG_RD.
43 */
44 read_val = where & ~3ull;
45 writeq(read_val, pem_pci->pem_reg_base + PEM_CFG_RD);
46 read_val = readq(pem_pci->pem_reg_base + PEM_CFG_RD);
47 read_val >>= 32;
48
49 /*
50 * The config space contains some garbage, fix it up. Also
51 * synthesize an EA capability for the BAR used by MSI-X.
52 */
53 switch (where & ~3) {
54 case 0x40:
55 read_val &= 0xffff00ff;
56 read_val |= 0x00007000; /* Skip MSI CAP */
57 break;
58 case 0x70: /* Express Cap */
59 /*
60 * Change PME interrupt to vector 2 on T88 where it
61 * reads as 0, else leave it alone.
62 */
63 if (!(read_val & (0x1f << 25)))
64 read_val |= (2u << 25);
65 break;
66 case 0xb0: /* MSI-X Cap */
67 /* TableSize=2 or 4, Next Cap is EA */
68 read_val &= 0xc00000ff;
69 /*
70 * If Express Cap(0x70) raw PME vector reads as 0 we are on
71 * T88 and TableSize is reported as 4, else TableSize
72 * is 2.
73 */
74 writeq(0x70, pem_pci->pem_reg_base + PEM_CFG_RD);
75 tmp_val = readq(pem_pci->pem_reg_base + PEM_CFG_RD);
76 tmp_val >>= 32;
77 if (!(tmp_val & (0x1f << 25)))
78 read_val |= 0x0003bc00;
79 else
80 read_val |= 0x0001bc00;
81 break;
82 case 0xb4:
83 /* Table offset=0, BIR=0 */
84 read_val = 0x00000000;
85 break;
86 case 0xb8:
87 /* BPA offset=0xf0000, BIR=0 */
88 read_val = 0x000f0000;
89 break;
90 case 0xbc:
91 /* EA, 1 entry, no next Cap */
92 read_val = 0x00010014;
93 break;
94 case 0xc0:
95 /* DW2 for type-1 */
96 read_val = 0x00000000;
97 break;
98 case 0xc4:
99 /* Entry BEI=0, PP=0x00, SP=0xff, ES=3 */
100 read_val = 0x80ff0003;
101 break;
102 case 0xc8:
103 read_val = pem_pci->ea_entry[0];
104 break;
105 case 0xcc:
106 read_val = pem_pci->ea_entry[1];
107 break;
108 case 0xd0:
109 read_val = pem_pci->ea_entry[2];
110 break;
111 default:
112 break;
113 }
114 read_val >>= (8 * (where & 3));
115 switch (size) {
116 case 1:
117 read_val &= 0xff;
118 break;
119 case 2:
120 read_val &= 0xffff;
121 break;
122 default:
123 break;
124 }
125 *val = read_val;
126 return PCIBIOS_SUCCESSFUL;
127}
128
129static int thunder_pem_config_read(struct pci_bus *bus, unsigned int devfn,
130 int where, int size, u32 *val)
131{
132 struct pci_config_window *cfg = bus->sysdata;
133
134 if (bus->number < cfg->busr.start ||
135 bus->number > cfg->busr.end)
136 return PCIBIOS_DEVICE_NOT_FOUND;
137
138 /*
139 * The first device on the bus is the PEM PCIe bridge.
140 * Special case its config access.
141 */
142 if (bus->number == cfg->busr.start)
143 return thunder_pem_bridge_read(bus, devfn, where, size, val);
144
145 return pci_generic_config_read(bus, devfn, where, size, val);
146}
147
148/*
149 * Some of the w1c_bits below also include read-only or non-writable
150 * reserved bits, this makes the code simpler and is OK as the bits
151 * are not affected by writing zeros to them.
152 */
153static u32 thunder_pem_bridge_w1c_bits(u64 where_aligned)
154{
155 u32 w1c_bits = 0;
156
157 switch (where_aligned) {
158 case 0x04: /* Command/Status */
159 case 0x1c: /* Base and I/O Limit/Secondary Status */
160 w1c_bits = 0xff000000;
161 break;
162 case 0x44: /* Power Management Control and Status */
163 w1c_bits = 0xfffffe00;
164 break;
165 case 0x78: /* Device Control/Device Status */
166 case 0x80: /* Link Control/Link Status */
167 case 0x88: /* Slot Control/Slot Status */
168 case 0x90: /* Root Status */
169 case 0xa0: /* Link Control 2 Registers/Link Status 2 */
170 w1c_bits = 0xffff0000;
171 break;
172 case 0x104: /* Uncorrectable Error Status */
173 case 0x110: /* Correctable Error Status */
174 case 0x130: /* Error Status */
175 case 0x160: /* Link Control 4 */
176 w1c_bits = 0xffffffff;
177 break;
178 default:
179 break;
180 }
181 return w1c_bits;
182}
183
184/* Some bits must be written to one so they appear to be read-only. */
185static u32 thunder_pem_bridge_w1_bits(u64 where_aligned)
186{
187 u32 w1_bits;
188
189 switch (where_aligned) {
190 case 0x1c: /* I/O Base / I/O Limit, Secondary Status */
191 /* Force 32-bit I/O addressing. */
192 w1_bits = 0x0101;
193 break;
194 case 0x24: /* Prefetchable Memory Base / Prefetchable Memory Limit */
195 /* Force 64-bit addressing */
196 w1_bits = 0x00010001;
197 break;
198 default:
199 w1_bits = 0;
200 break;
201 }
202 return w1_bits;
203}
204
205static int thunder_pem_bridge_write(struct pci_bus *bus, unsigned int devfn,
206 int where, int size, u32 val)
207{
208 struct pci_config_window *cfg = bus->sysdata;
209 struct thunder_pem_pci *pem_pci = (struct thunder_pem_pci *)cfg->priv;
210 u64 write_val, read_val;
211 u64 where_aligned = where & ~3ull;
212 u32 mask = 0;
213
214
215 if (devfn != 0 || where >= 2048)
216 return PCIBIOS_DEVICE_NOT_FOUND;
217
218 /*
219 * 32-bit accesses only. If the write is for a size smaller
220 * than 32-bits, we must first read the 32-bit value and merge
221 * in the desired bits and then write the whole 32-bits back
222 * out.
223 */
224 switch (size) {
225 case 1:
226 writeq(where_aligned, pem_pci->pem_reg_base + PEM_CFG_RD);
227 read_val = readq(pem_pci->pem_reg_base + PEM_CFG_RD);
228 read_val >>= 32;
229 mask = ~(0xff << (8 * (where & 3)));
230 read_val &= mask;
231 val = (val & 0xff) << (8 * (where & 3));
232 val |= (u32)read_val;
233 break;
234 case 2:
235 writeq(where_aligned, pem_pci->pem_reg_base + PEM_CFG_RD);
236 read_val = readq(pem_pci->pem_reg_base + PEM_CFG_RD);
237 read_val >>= 32;
238 mask = ~(0xffff << (8 * (where & 3)));
239 read_val &= mask;
240 val = (val & 0xffff) << (8 * (where & 3));
241 val |= (u32)read_val;
242 break;
243 default:
244 break;
245 }
246
247 /*
248 * By expanding the write width to 32 bits, we may
249 * inadvertently hit some W1C bits that were not intended to
250 * be written. Calculate the mask that must be applied to the
251 * data to be written to avoid these cases.
252 */
253 if (mask) {
254 u32 w1c_bits = thunder_pem_bridge_w1c_bits(where);
255
256 if (w1c_bits) {
257 mask &= w1c_bits;
258 val &= ~mask;
259 }
260 }
261
262 /*
263 * Some bits must be read-only with value of one. Since the
264 * access method allows these to be cleared if a zero is
265 * written, force them to one before writing.
266 */
267 val |= thunder_pem_bridge_w1_bits(where_aligned);
268
269 /*
270 * Low order bits are the config address, the high order 32
271 * bits are the data to be written.
272 */
273 write_val = (((u64)val) << 32) | where_aligned;
274 writeq(write_val, pem_pci->pem_reg_base + PEM_CFG_WR);
275 return PCIBIOS_SUCCESSFUL;
276}
277
278static int thunder_pem_config_write(struct pci_bus *bus, unsigned int devfn,
279 int where, int size, u32 val)
280{
281 struct pci_config_window *cfg = bus->sysdata;
282
283 if (bus->number < cfg->busr.start ||
284 bus->number > cfg->busr.end)
285 return PCIBIOS_DEVICE_NOT_FOUND;
286 /*
287 * The first device on the bus is the PEM PCIe bridge.
288 * Special case its config access.
289 */
290 if (bus->number == cfg->busr.start)
291 return thunder_pem_bridge_write(bus, devfn, where, size, val);
292
293
294 return pci_generic_config_write(bus, devfn, where, size, val);
295}
296
297static int thunder_pem_init(struct device *dev, struct pci_config_window *cfg,
298 struct resource *res_pem)
299{
300 struct thunder_pem_pci *pem_pci;
301 resource_size_t bar4_start;
302
303 pem_pci = devm_kzalloc(dev, sizeof(*pem_pci), GFP_KERNEL);
304 if (!pem_pci)
305 return -ENOMEM;
306
307 pem_pci->pem_reg_base = devm_ioremap(dev, res_pem->start, 0x10000);
308 if (!pem_pci->pem_reg_base)
309 return -ENOMEM;
310
311 /*
312 * The MSI-X BAR for the PEM and AER interrupts is located at
313 * a fixed offset from the PEM register base. Generate a
314 * fragment of the synthesized Enhanced Allocation capability
315 * structure here for the BAR.
316 */
317 bar4_start = res_pem->start + 0xf00000;
318 pem_pci->ea_entry[0] = (u32)bar4_start | 2;
319 pem_pci->ea_entry[1] = (u32)(res_pem->end - bar4_start) & ~3u;
320 pem_pci->ea_entry[2] = (u32)(bar4_start >> 32);
321
322 cfg->priv = pem_pci;
323 return 0;
324}
325
326#if defined(CONFIG_ACPI) && defined(CONFIG_PCI_QUIRKS)
327
328#define PEM_RES_BASE 0x87e0c0000000UL
329#define PEM_NODE_MASK GENMASK(45, 44)
330#define PEM_INDX_MASK GENMASK(26, 24)
331#define PEM_MIN_DOM_IN_NODE 4
332#define PEM_MAX_DOM_IN_NODE 10
333
334static void thunder_pem_reserve_range(struct device *dev, int seg,
335 struct resource *r)
336{
337 resource_size_t start = r->start, end = r->end;
338 struct resource *res;
339 const char *regionid;
340
341 regionid = kasprintf(GFP_KERNEL, "PEM RC:%d", seg);
342 if (!regionid)
343 return;
344
345 res = request_mem_region(start, end - start + 1, regionid);
346 if (res)
347 res->flags &= ~IORESOURCE_BUSY;
348 else
349 kfree(regionid);
350
351 dev_info(dev, "%pR %s reserved\n", r,
352 res ? "has been" : "could not be");
353}
354
355static void thunder_pem_legacy_fw(struct acpi_pci_root *root,
356 struct resource *res_pem)
357{
358 int node = acpi_get_node(root->device->handle);
359 int index;
360
361 if (node == NUMA_NO_NODE)
362 node = 0;
363
364 index = root->segment - PEM_MIN_DOM_IN_NODE;
365 index -= node * PEM_MAX_DOM_IN_NODE;
366 res_pem->start = PEM_RES_BASE | FIELD_PREP(PEM_NODE_MASK, node) |
367 FIELD_PREP(PEM_INDX_MASK, index);
368 res_pem->flags = IORESOURCE_MEM;
369}
370
371static int thunder_pem_acpi_init(struct pci_config_window *cfg)
372{
373 struct device *dev = cfg->parent;
374 struct acpi_device *adev = to_acpi_device(dev);
375 struct acpi_pci_root *root = acpi_driver_data(adev);
376 struct resource *res_pem;
377 int ret;
378
379 res_pem = devm_kzalloc(&adev->dev, sizeof(*res_pem), GFP_KERNEL);
380 if (!res_pem)
381 return -ENOMEM;
382
383 ret = acpi_get_rc_resources(dev, "CAVA02B", root->segment, res_pem);
384
385 /*
386 * If we fail to gather resources it means that we run with old
387 * FW where we need to calculate PEM-specific resources manually.
388 */
389 if (ret) {
390 thunder_pem_legacy_fw(root, res_pem);
391 /*
392 * Reserve 64K size PEM specific resources. The full 16M range
393 * size is required for thunder_pem_init() call.
394 */
395 res_pem->end = res_pem->start + SZ_64K - 1;
396 thunder_pem_reserve_range(dev, root->segment, res_pem);
397 res_pem->end = res_pem->start + SZ_16M - 1;
398
399 /* Reserve PCI configuration space as well. */
400 thunder_pem_reserve_range(dev, root->segment, &cfg->res);
401 }
402
403 return thunder_pem_init(dev, cfg, res_pem);
404}
405
406const struct pci_ecam_ops thunder_pem_ecam_ops = {
407 .bus_shift = 24,
408 .init = thunder_pem_acpi_init,
409 .pci_ops = {
410 .map_bus = pci_ecam_map_bus,
411 .read = thunder_pem_config_read,
412 .write = thunder_pem_config_write,
413 }
414};
415
416#endif
417
418#ifdef CONFIG_PCI_HOST_THUNDER_PEM
419
420static int thunder_pem_platform_init(struct pci_config_window *cfg)
421{
422 struct device *dev = cfg->parent;
423 struct platform_device *pdev = to_platform_device(dev);
424 struct resource *res_pem;
425
426 if (!dev->of_node)
427 return -EINVAL;
428
429 /*
430 * The second register range is the PEM bridge to the PCIe
431 * bus. It has a different config access method than those
432 * devices behind the bridge.
433 */
434 res_pem = platform_get_resource(pdev, IORESOURCE_MEM, 1);
435 if (!res_pem) {
436 dev_err(dev, "missing \"reg[1]\"property\n");
437 return -EINVAL;
438 }
439
440 return thunder_pem_init(dev, cfg, res_pem);
441}
442
443static const struct pci_ecam_ops pci_thunder_pem_ops = {
444 .bus_shift = 24,
445 .init = thunder_pem_platform_init,
446 .pci_ops = {
447 .map_bus = pci_ecam_map_bus,
448 .read = thunder_pem_config_read,
449 .write = thunder_pem_config_write,
450 }
451};
452
453static const struct of_device_id thunder_pem_of_match[] = {
454 {
455 .compatible = "cavium,pci-host-thunder-pem",
456 .data = &pci_thunder_pem_ops,
457 },
458 { },
459};
460
461static struct platform_driver thunder_pem_driver = {
462 .driver = {
463 .name = KBUILD_MODNAME,
464 .of_match_table = thunder_pem_of_match,
465 .suppress_bind_attrs = true,
466 },
467 .probe = pci_host_common_probe,
468};
469builtin_platform_driver(thunder_pem_driver);
470
471#endif
472#endif