Linux Audio

Check our new training course

Linux BSP development engineering services

Need help to port Linux and bootloaders to your hardware?
Loading...
Note: File does not exist in v5.4.
  1/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
  2/*
  3 * Copyright (c) 2022-2023, Qualcomm Innovation Center, Inc. All rights reserved.
  4 */
  5
  6#ifndef _DT_BINDINGS_CLK_QCOM_ECPRI_CC_QDU1000_H
  7#define _DT_BINDINGS_CLK_QCOM_ECPRI_CC_QDU1000_H
  8
  9/* ECPRI_CC clocks */
 10#define ECPRI_CC_PLL0						0
 11#define ECPRI_CC_PLL1						1
 12#define ECPRI_CC_ECPRI_CG_CLK					2
 13#define ECPRI_CC_ECPRI_CLK_SRC					3
 14#define ECPRI_CC_ECPRI_DMA_CLK					4
 15#define ECPRI_CC_ECPRI_DMA_CLK_SRC				5
 16#define ECPRI_CC_ECPRI_DMA_NOC_CLK				6
 17#define ECPRI_CC_ECPRI_FAST_CLK					7
 18#define ECPRI_CC_ECPRI_FAST_CLK_SRC				8
 19#define ECPRI_CC_ECPRI_FAST_DIV2_CLK				9
 20#define ECPRI_CC_ECPRI_FAST_DIV2_CLK_SRC			10
 21#define ECPRI_CC_ECPRI_FAST_DIV2_NOC_CLK			11
 22#define ECPRI_CC_ECPRI_FR_CLK					12
 23#define ECPRI_CC_ECPRI_ORAN_CLK_SRC				13
 24#define ECPRI_CC_ECPRI_ORAN_DIV2_CLK				14
 25#define ECPRI_CC_ETH_100G_C2C0_HM_FF_CLK_SRC			15
 26#define ECPRI_CC_ETH_100G_C2C0_UDP_FIFO_CLK			16
 27#define ECPRI_CC_ETH_100G_C2C1_UDP_FIFO_CLK			17
 28#define ECPRI_CC_ETH_100G_C2C_0_HM_FF_0_CLK			18
 29#define ECPRI_CC_ETH_100G_C2C_0_HM_FF_1_CLK			19
 30#define ECPRI_CC_ETH_100G_C2C_HM_FF_0_DIV_CLK_SRC		20
 31#define ECPRI_CC_ETH_100G_C2C_HM_FF_1_DIV_CLK_SRC		21
 32#define ECPRI_CC_ETH_100G_C2C_HM_MACSEC_CLK			22
 33#define ECPRI_CC_ETH_100G_C2C_HM_MACSEC_CLK_SRC			23
 34#define ECPRI_CC_ETH_100G_DBG_C2C_HM_FF_0_CLK			24
 35#define ECPRI_CC_ETH_100G_DBG_C2C_HM_FF_0_DIV_CLK_SRC		25
 36#define ECPRI_CC_ETH_100G_DBG_C2C_HM_FF_1_CLK			26
 37#define ECPRI_CC_ETH_100G_DBG_C2C_HM_FF_1_DIV_CLK_SRC		27
 38#define ECPRI_CC_ETH_100G_DBG_C2C_HM_FF_CLK_SRC			28
 39#define ECPRI_CC_ETH_100G_DBG_C2C_UDP_FIFO_CLK			29
 40#define ECPRI_CC_ETH_100G_FH0_HM_FF_CLK_SRC			30
 41#define ECPRI_CC_ETH_100G_FH0_MACSEC_CLK_SRC			31
 42#define ECPRI_CC_ETH_100G_FH1_HM_FF_CLK_SRC			32
 43#define ECPRI_CC_ETH_100G_FH1_MACSEC_CLK_SRC			33
 44#define ECPRI_CC_ETH_100G_FH2_HM_FF_CLK_SRC			34
 45#define ECPRI_CC_ETH_100G_FH2_MACSEC_CLK_SRC			35
 46#define ECPRI_CC_ETH_100G_FH_0_HM_FF_0_CLK			36
 47#define ECPRI_CC_ETH_100G_FH_0_HM_FF_0_DIV_CLK_SRC		37
 48#define ECPRI_CC_ETH_100G_FH_0_HM_FF_1_CLK			38
 49#define ECPRI_CC_ETH_100G_FH_0_HM_FF_1_DIV_CLK_SRC		39
 50#define ECPRI_CC_ETH_100G_FH_0_HM_FF_2_CLK			40
 51#define ECPRI_CC_ETH_100G_FH_0_HM_FF_2_DIV_CLK_SRC		41
 52#define ECPRI_CC_ETH_100G_FH_0_HM_FF_3_CLK			42
 53#define ECPRI_CC_ETH_100G_FH_0_HM_FF_3_DIV_CLK_SRC		43
 54#define ECPRI_CC_ETH_100G_FH_0_UDP_FIFO_CLK			44
 55#define ECPRI_CC_ETH_100G_FH_1_HM_FF_0_CLK			45
 56#define ECPRI_CC_ETH_100G_FH_1_HM_FF_0_DIV_CLK_SRC		46
 57#define ECPRI_CC_ETH_100G_FH_1_HM_FF_1_CLK			47
 58#define ECPRI_CC_ETH_100G_FH_1_HM_FF_1_DIV_CLK_SRC		48
 59#define ECPRI_CC_ETH_100G_FH_1_HM_FF_2_CLK			49
 60#define ECPRI_CC_ETH_100G_FH_1_HM_FF_2_DIV_CLK_SRC		50
 61#define ECPRI_CC_ETH_100G_FH_1_HM_FF_3_CLK			51
 62#define ECPRI_CC_ETH_100G_FH_1_HM_FF_3_DIV_CLK_SRC		52
 63#define ECPRI_CC_ETH_100G_FH_1_UDP_FIFO_CLK			53
 64#define ECPRI_CC_ETH_100G_FH_2_HM_FF_0_CLK			54
 65#define ECPRI_CC_ETH_100G_FH_2_HM_FF_0_DIV_CLK_SRC		55
 66#define ECPRI_CC_ETH_100G_FH_2_HM_FF_1_CLK			56
 67#define ECPRI_CC_ETH_100G_FH_2_HM_FF_1_DIV_CLK_SRC		57
 68#define ECPRI_CC_ETH_100G_FH_2_HM_FF_2_CLK			58
 69#define ECPRI_CC_ETH_100G_FH_2_HM_FF_2_DIV_CLK_SRC		59
 70#define ECPRI_CC_ETH_100G_FH_2_HM_FF_3_CLK			60
 71#define ECPRI_CC_ETH_100G_FH_2_HM_FF_3_DIV_CLK_SRC		61
 72#define ECPRI_CC_ETH_100G_FH_2_UDP_FIFO_CLK			62
 73#define ECPRI_CC_ETH_100G_FH_MACSEC_0_CLK			63
 74#define ECPRI_CC_ETH_100G_FH_MACSEC_1_CLK			64
 75#define ECPRI_CC_ETH_100G_FH_MACSEC_2_CLK			65
 76#define ECPRI_CC_ETH_100G_MAC_C2C_HM_REF_CLK			66
 77#define ECPRI_CC_ETH_100G_MAC_C2C_HM_REF_CLK_SRC		67
 78#define ECPRI_CC_ETH_100G_MAC_DBG_C2C_HM_REF_CLK		68
 79#define ECPRI_CC_ETH_100G_MAC_DBG_C2C_HM_REF_CLK_SRC		69
 80#define ECPRI_CC_ETH_100G_MAC_FH0_HM_REF_CLK			70
 81#define ECPRI_CC_ETH_100G_MAC_FH0_HM_REF_CLK_SRC		71
 82#define ECPRI_CC_ETH_100G_MAC_FH1_HM_REF_CLK			72
 83#define ECPRI_CC_ETH_100G_MAC_FH1_HM_REF_CLK_SRC		73
 84#define ECPRI_CC_ETH_100G_MAC_FH2_HM_REF_CLK			74
 85#define ECPRI_CC_ETH_100G_MAC_FH2_HM_REF_CLK_SRC		75
 86#define ECPRI_CC_ETH_DBG_NFAPI_AXI_CLK				76
 87#define ECPRI_CC_ETH_DBG_NOC_AXI_CLK				77
 88#define ECPRI_CC_ETH_PHY_0_OCK_SRAM_CLK				78
 89#define ECPRI_CC_ETH_PHY_1_OCK_SRAM_CLK				79
 90#define ECPRI_CC_ETH_PHY_2_OCK_SRAM_CLK				80
 91#define ECPRI_CC_ETH_PHY_3_OCK_SRAM_CLK				81
 92#define ECPRI_CC_ETH_PHY_4_OCK_SRAM_CLK				82
 93#define ECPRI_CC_MSS_EMAC_CLK					83
 94#define ECPRI_CC_MSS_EMAC_CLK_SRC				84
 95#define ECPRI_CC_MSS_ORAN_CLK					85
 96#define ECPRI_CC_PHY0_LANE0_RX_CLK				86
 97#define ECPRI_CC_PHY0_LANE0_TX_CLK				87
 98#define ECPRI_CC_PHY0_LANE1_RX_CLK				88
 99#define ECPRI_CC_PHY0_LANE1_TX_CLK				89
100#define ECPRI_CC_PHY0_LANE2_RX_CLK				90
101#define ECPRI_CC_PHY0_LANE2_TX_CLK				91
102#define ECPRI_CC_PHY0_LANE3_RX_CLK				92
103#define ECPRI_CC_PHY0_LANE3_TX_CLK				93
104#define ECPRI_CC_PHY1_LANE0_RX_CLK				94
105#define ECPRI_CC_PHY1_LANE0_TX_CLK				95
106#define ECPRI_CC_PHY1_LANE1_RX_CLK				96
107#define ECPRI_CC_PHY1_LANE1_TX_CLK				97
108#define ECPRI_CC_PHY1_LANE2_RX_CLK				98
109#define ECPRI_CC_PHY1_LANE2_TX_CLK				99
110#define ECPRI_CC_PHY1_LANE3_RX_CLK				100
111#define ECPRI_CC_PHY1_LANE3_TX_CLK				101
112#define ECPRI_CC_PHY2_LANE0_RX_CLK				102
113#define ECPRI_CC_PHY2_LANE0_TX_CLK				103
114#define ECPRI_CC_PHY2_LANE1_RX_CLK				104
115#define ECPRI_CC_PHY2_LANE1_TX_CLK				105
116#define ECPRI_CC_PHY2_LANE2_RX_CLK				106
117#define ECPRI_CC_PHY2_LANE2_TX_CLK				107
118#define ECPRI_CC_PHY2_LANE3_RX_CLK				108
119#define ECPRI_CC_PHY2_LANE3_TX_CLK				109
120#define ECPRI_CC_PHY3_LANE0_RX_CLK				110
121#define ECPRI_CC_PHY3_LANE0_TX_CLK				111
122#define ECPRI_CC_PHY3_LANE1_RX_CLK				112
123#define ECPRI_CC_PHY3_LANE1_TX_CLK				113
124#define ECPRI_CC_PHY3_LANE2_RX_CLK				114
125#define ECPRI_CC_PHY3_LANE2_TX_CLK				115
126#define ECPRI_CC_PHY3_LANE3_RX_CLK				116
127#define ECPRI_CC_PHY3_LANE3_TX_CLK				117
128#define ECPRI_CC_PHY4_LANE0_RX_CLK				118
129#define ECPRI_CC_PHY4_LANE0_TX_CLK				119
130#define ECPRI_CC_PHY4_LANE1_RX_CLK				120
131#define ECPRI_CC_PHY4_LANE1_TX_CLK				121
132#define ECPRI_CC_PHY4_LANE2_RX_CLK				122
133#define ECPRI_CC_PHY4_LANE2_TX_CLK				123
134#define ECPRI_CC_PHY4_LANE3_RX_CLK				124
135#define ECPRI_CC_PHY4_LANE3_TX_CLK				125
136
137/* ECPRI_CC resets */
138#define ECPRI_CC_CLK_CTL_TOP_ECPRI_CC_ECPRI_SS_BCR		0
139#define ECPRI_CC_CLK_CTL_TOP_ECPRI_CC_ETH_C2C_BCR		1
140#define ECPRI_CC_CLK_CTL_TOP_ECPRI_CC_ETH_FH0_BCR		2
141#define ECPRI_CC_CLK_CTL_TOP_ECPRI_CC_ETH_FH1_BCR		3
142#define ECPRI_CC_CLK_CTL_TOP_ECPRI_CC_ETH_FH2_BCR		4
143#define ECPRI_CC_CLK_CTL_TOP_ECPRI_CC_ETH_WRAPPER_TOP_BCR	5
144#define ECPRI_CC_CLK_CTL_TOP_ECPRI_CC_MODEM_BCR			6
145#define ECPRI_CC_CLK_CTL_TOP_ECPRI_CC_NOC_BCR			7
146
147#endif