Loading...
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Copyright (C) 2004 IBM Corporation
4 * Copyright (C) 2015 Intel Corporation
5 *
6 * Authors:
7 * Leendert van Doorn <leendert@watson.ibm.com>
8 * Dave Safford <safford@watson.ibm.com>
9 * Reiner Sailer <sailer@watson.ibm.com>
10 * Kylene Hall <kjhall@us.ibm.com>
11 *
12 * Maintained by: <tpmdd-devel@lists.sourceforge.net>
13 *
14 * Device driver for TCG/TCPA TPM (trusted platform module).
15 * Specifications at www.trustedcomputinggroup.org
16 */
17
18#ifndef __TPM_H__
19#define __TPM_H__
20
21#include <linux/module.h>
22#include <linux/delay.h>
23#include <linux/mutex.h>
24#include <linux/sched.h>
25#include <linux/platform_device.h>
26#include <linux/io.h>
27#include <linux/tpm.h>
28#include <linux/tpm_eventlog.h>
29
30#ifdef CONFIG_X86
31#include <asm/intel-family.h>
32#endif
33
34#define TPM_MINOR 224 /* officially assigned */
35#define TPM_BUFSIZE 4096
36#define TPM_NUM_DEVICES 65536
37#define TPM_RETRY 50
38
39enum tpm_timeout {
40 TPM_TIMEOUT = 5, /* msecs */
41 TPM_TIMEOUT_RETRY = 100, /* msecs */
42 TPM_TIMEOUT_RANGE_US = 300, /* usecs */
43 TPM_TIMEOUT_POLL = 1, /* msecs */
44 TPM_TIMEOUT_USECS_MIN = 100, /* usecs */
45 TPM_TIMEOUT_USECS_MAX = 500 /* usecs */
46};
47
48/* TPM addresses */
49enum tpm_addr {
50 TPM_SUPERIO_ADDR = 0x2E,
51 TPM_ADDR = 0x4E,
52};
53
54#define TPM_WARN_RETRY 0x800
55#define TPM_WARN_DOING_SELFTEST 0x802
56#define TPM_ERR_DEACTIVATED 0x6
57#define TPM_ERR_DISABLED 0x7
58#define TPM_ERR_FAILEDSELFTEST 0x1C
59#define TPM_ERR_INVALID_POSTINIT 38
60
61#define TPM_TAG_RQU_COMMAND 193
62
63/* TPM2 specific constants. */
64#define TPM2_SPACE_BUFFER_SIZE 16384 /* 16 kB */
65
66struct stclear_flags_t {
67 __be16 tag;
68 u8 deactivated;
69 u8 disableForceClear;
70 u8 physicalPresence;
71 u8 physicalPresenceLock;
72 u8 bGlobalLock;
73} __packed;
74
75struct tpm1_version {
76 u8 major;
77 u8 minor;
78 u8 rev_major;
79 u8 rev_minor;
80} __packed;
81
82struct tpm1_version2 {
83 __be16 tag;
84 struct tpm1_version version;
85} __packed;
86
87struct timeout_t {
88 __be32 a;
89 __be32 b;
90 __be32 c;
91 __be32 d;
92} __packed;
93
94struct duration_t {
95 __be32 tpm_short;
96 __be32 tpm_medium;
97 __be32 tpm_long;
98} __packed;
99
100struct permanent_flags_t {
101 __be16 tag;
102 u8 disable;
103 u8 ownership;
104 u8 deactivated;
105 u8 readPubek;
106 u8 disableOwnerClear;
107 u8 allowMaintenance;
108 u8 physicalPresenceLifetimeLock;
109 u8 physicalPresenceHWEnable;
110 u8 physicalPresenceCMDEnable;
111 u8 CEKPUsed;
112 u8 TPMpost;
113 u8 TPMpostLock;
114 u8 FIPS;
115 u8 operator;
116 u8 enableRevokeEK;
117 u8 nvLocked;
118 u8 readSRKPub;
119 u8 tpmEstablished;
120 u8 maintenanceDone;
121 u8 disableFullDALogicInfo;
122} __packed;
123
124typedef union {
125 struct permanent_flags_t perm_flags;
126 struct stclear_flags_t stclear_flags;
127 __u8 owned;
128 __be32 num_pcrs;
129 struct tpm1_version version1;
130 struct tpm1_version2 version2;
131 __be32 manufacturer_id;
132 struct timeout_t timeout;
133 struct duration_t duration;
134} cap_t;
135
136enum tpm_capabilities {
137 TPM_CAP_FLAG = 4,
138 TPM_CAP_PROP = 5,
139 TPM_CAP_VERSION_1_1 = 0x06,
140 TPM_CAP_VERSION_1_2 = 0x1A,
141};
142
143enum tpm_sub_capabilities {
144 TPM_CAP_PROP_PCR = 0x101,
145 TPM_CAP_PROP_MANUFACTURER = 0x103,
146 TPM_CAP_FLAG_PERM = 0x108,
147 TPM_CAP_FLAG_VOL = 0x109,
148 TPM_CAP_PROP_OWNER = 0x111,
149 TPM_CAP_PROP_TIS_TIMEOUT = 0x115,
150 TPM_CAP_PROP_TIS_DURATION = 0x120,
151};
152
153enum tpm2_pt_props {
154 TPM2_PT_NONE = 0x00000000,
155 TPM2_PT_GROUP = 0x00000100,
156 TPM2_PT_FIXED = TPM2_PT_GROUP * 1,
157 TPM2_PT_FAMILY_INDICATOR = TPM2_PT_FIXED + 0,
158 TPM2_PT_LEVEL = TPM2_PT_FIXED + 1,
159 TPM2_PT_REVISION = TPM2_PT_FIXED + 2,
160 TPM2_PT_DAY_OF_YEAR = TPM2_PT_FIXED + 3,
161 TPM2_PT_YEAR = TPM2_PT_FIXED + 4,
162 TPM2_PT_MANUFACTURER = TPM2_PT_FIXED + 5,
163 TPM2_PT_VENDOR_STRING_1 = TPM2_PT_FIXED + 6,
164 TPM2_PT_VENDOR_STRING_2 = TPM2_PT_FIXED + 7,
165 TPM2_PT_VENDOR_STRING_3 = TPM2_PT_FIXED + 8,
166 TPM2_PT_VENDOR_STRING_4 = TPM2_PT_FIXED + 9,
167 TPM2_PT_VENDOR_TPM_TYPE = TPM2_PT_FIXED + 10,
168 TPM2_PT_FIRMWARE_VERSION_1 = TPM2_PT_FIXED + 11,
169 TPM2_PT_FIRMWARE_VERSION_2 = TPM2_PT_FIXED + 12,
170 TPM2_PT_INPUT_BUFFER = TPM2_PT_FIXED + 13,
171 TPM2_PT_HR_TRANSIENT_MIN = TPM2_PT_FIXED + 14,
172 TPM2_PT_HR_PERSISTENT_MIN = TPM2_PT_FIXED + 15,
173 TPM2_PT_HR_LOADED_MIN = TPM2_PT_FIXED + 16,
174 TPM2_PT_ACTIVE_SESSIONS_MAX = TPM2_PT_FIXED + 17,
175 TPM2_PT_PCR_COUNT = TPM2_PT_FIXED + 18,
176 TPM2_PT_PCR_SELECT_MIN = TPM2_PT_FIXED + 19,
177 TPM2_PT_CONTEXT_GAP_MAX = TPM2_PT_FIXED + 20,
178 TPM2_PT_NV_COUNTERS_MAX = TPM2_PT_FIXED + 22,
179 TPM2_PT_NV_INDEX_MAX = TPM2_PT_FIXED + 23,
180 TPM2_PT_MEMORY = TPM2_PT_FIXED + 24,
181 TPM2_PT_CLOCK_UPDATE = TPM2_PT_FIXED + 25,
182 TPM2_PT_CONTEXT_HASH = TPM2_PT_FIXED + 26,
183 TPM2_PT_CONTEXT_SYM = TPM2_PT_FIXED + 27,
184 TPM2_PT_CONTEXT_SYM_SIZE = TPM2_PT_FIXED + 28,
185 TPM2_PT_ORDERLY_COUNT = TPM2_PT_FIXED + 29,
186 TPM2_PT_MAX_COMMAND_SIZE = TPM2_PT_FIXED + 30,
187 TPM2_PT_MAX_RESPONSE_SIZE = TPM2_PT_FIXED + 31,
188 TPM2_PT_MAX_DIGEST = TPM2_PT_FIXED + 32,
189 TPM2_PT_MAX_OBJECT_CONTEXT = TPM2_PT_FIXED + 33,
190 TPM2_PT_MAX_SESSION_CONTEXT = TPM2_PT_FIXED + 34,
191 TPM2_PT_PS_FAMILY_INDICATOR = TPM2_PT_FIXED + 35,
192 TPM2_PT_PS_LEVEL = TPM2_PT_FIXED + 36,
193 TPM2_PT_PS_REVISION = TPM2_PT_FIXED + 37,
194 TPM2_PT_PS_DAY_OF_YEAR = TPM2_PT_FIXED + 38,
195 TPM2_PT_PS_YEAR = TPM2_PT_FIXED + 39,
196 TPM2_PT_SPLIT_MAX = TPM2_PT_FIXED + 40,
197 TPM2_PT_TOTAL_COMMANDS = TPM2_PT_FIXED + 41,
198 TPM2_PT_LIBRARY_COMMANDS = TPM2_PT_FIXED + 42,
199 TPM2_PT_VENDOR_COMMANDS = TPM2_PT_FIXED + 43,
200 TPM2_PT_NV_BUFFER_MAX = TPM2_PT_FIXED + 44,
201 TPM2_PT_MODES = TPM2_PT_FIXED + 45,
202 TPM2_PT_MAX_CAP_BUFFER = TPM2_PT_FIXED + 46,
203 TPM2_PT_VAR = TPM2_PT_GROUP * 2,
204 TPM2_PT_PERMANENT = TPM2_PT_VAR + 0,
205 TPM2_PT_STARTUP_CLEAR = TPM2_PT_VAR + 1,
206 TPM2_PT_HR_NV_INDEX = TPM2_PT_VAR + 2,
207 TPM2_PT_HR_LOADED = TPM2_PT_VAR + 3,
208 TPM2_PT_HR_LOADED_AVAIL = TPM2_PT_VAR + 4,
209 TPM2_PT_HR_ACTIVE = TPM2_PT_VAR + 5,
210 TPM2_PT_HR_ACTIVE_AVAIL = TPM2_PT_VAR + 6,
211 TPM2_PT_HR_TRANSIENT_AVAIL = TPM2_PT_VAR + 7,
212 TPM2_PT_HR_PERSISTENT = TPM2_PT_VAR + 8,
213 TPM2_PT_HR_PERSISTENT_AVAIL = TPM2_PT_VAR + 9,
214 TPM2_PT_NV_COUNTERS = TPM2_PT_VAR + 10,
215 TPM2_PT_NV_COUNTERS_AVAIL = TPM2_PT_VAR + 11,
216 TPM2_PT_ALGORITHM_SET = TPM2_PT_VAR + 12,
217 TPM2_PT_LOADED_CURVES = TPM2_PT_VAR + 13,
218 TPM2_PT_LOCKOUT_COUNTER = TPM2_PT_VAR + 14,
219 TPM2_PT_MAX_AUTH_FAIL = TPM2_PT_VAR + 15,
220 TPM2_PT_LOCKOUT_INTERVAL = TPM2_PT_VAR + 16,
221 TPM2_PT_LOCKOUT_RECOVERY = TPM2_PT_VAR + 17,
222 TPM2_PT_NV_WRITE_RECOVERY = TPM2_PT_VAR + 18,
223 TPM2_PT_AUDIT_COUNTER_0 = TPM2_PT_VAR + 19,
224 TPM2_PT_AUDIT_COUNTER_1 = TPM2_PT_VAR + 20,
225};
226
227/* 128 bytes is an arbitrary cap. This could be as large as TPM_BUFSIZE - 18
228 * bytes, but 128 is still a relatively large number of random bytes and
229 * anything much bigger causes users of struct tpm_cmd_t to start getting
230 * compiler warnings about stack frame size. */
231#define TPM_MAX_RNG_DATA 128
232
233extern const struct class tpm_class;
234extern const struct class tpmrm_class;
235extern dev_t tpm_devt;
236extern const struct file_operations tpm_fops;
237extern const struct file_operations tpmrm_fops;
238extern struct idr dev_nums_idr;
239
240ssize_t tpm_transmit(struct tpm_chip *chip, u8 *buf, size_t bufsiz);
241int tpm_get_timeouts(struct tpm_chip *);
242int tpm_auto_startup(struct tpm_chip *chip);
243
244int tpm1_pm_suspend(struct tpm_chip *chip, u32 tpm_suspend_pcr);
245int tpm1_auto_startup(struct tpm_chip *chip);
246int tpm1_do_selftest(struct tpm_chip *chip);
247int tpm1_get_timeouts(struct tpm_chip *chip);
248unsigned long tpm1_calc_ordinal_duration(struct tpm_chip *chip, u32 ordinal);
249int tpm1_pcr_extend(struct tpm_chip *chip, u32 pcr_idx, const u8 *hash,
250 const char *log_msg);
251int tpm1_pcr_read(struct tpm_chip *chip, u32 pcr_idx, u8 *res_buf);
252ssize_t tpm1_getcap(struct tpm_chip *chip, u32 subcap_id, cap_t *cap,
253 const char *desc, size_t min_cap_length);
254int tpm1_get_random(struct tpm_chip *chip, u8 *out, size_t max);
255int tpm1_get_pcr_allocation(struct tpm_chip *chip);
256unsigned long tpm_calc_ordinal_duration(struct tpm_chip *chip, u32 ordinal);
257int tpm_pm_suspend(struct device *dev);
258int tpm_pm_resume(struct device *dev);
259int tpm_class_shutdown(struct device *dev);
260
261static inline void tpm_msleep(unsigned int delay_msec)
262{
263 usleep_range((delay_msec * 1000) - TPM_TIMEOUT_RANGE_US,
264 delay_msec * 1000);
265};
266
267int tpm_chip_bootstrap(struct tpm_chip *chip);
268int tpm_chip_start(struct tpm_chip *chip);
269void tpm_chip_stop(struct tpm_chip *chip);
270struct tpm_chip *tpm_find_get_ops(struct tpm_chip *chip);
271
272struct tpm_chip *tpm_chip_alloc(struct device *dev,
273 const struct tpm_class_ops *ops);
274struct tpm_chip *tpmm_chip_alloc(struct device *pdev,
275 const struct tpm_class_ops *ops);
276int tpm_chip_register(struct tpm_chip *chip);
277void tpm_chip_unregister(struct tpm_chip *chip);
278
279void tpm_sysfs_add_device(struct tpm_chip *chip);
280
281
282#ifdef CONFIG_ACPI
283extern void tpm_add_ppi(struct tpm_chip *chip);
284#else
285static inline void tpm_add_ppi(struct tpm_chip *chip)
286{
287}
288#endif
289
290int tpm2_get_timeouts(struct tpm_chip *chip);
291int tpm2_pcr_read(struct tpm_chip *chip, u32 pcr_idx,
292 struct tpm_digest *digest, u16 *digest_size_ptr);
293int tpm2_pcr_extend(struct tpm_chip *chip, u32 pcr_idx,
294 struct tpm_digest *digests);
295int tpm2_get_random(struct tpm_chip *chip, u8 *dest, size_t max);
296ssize_t tpm2_get_tpm_pt(struct tpm_chip *chip, u32 property_id,
297 u32 *value, const char *desc);
298
299ssize_t tpm2_get_pcr_allocation(struct tpm_chip *chip);
300int tpm2_auto_startup(struct tpm_chip *chip);
301void tpm2_shutdown(struct tpm_chip *chip, u16 shutdown_type);
302unsigned long tpm2_calc_ordinal_duration(struct tpm_chip *chip, u32 ordinal);
303int tpm2_probe(struct tpm_chip *chip);
304int tpm2_get_cc_attrs_tbl(struct tpm_chip *chip);
305int tpm2_find_cc(struct tpm_chip *chip, u32 cc);
306int tpm2_init_space(struct tpm_space *space, unsigned int buf_size);
307void tpm2_del_space(struct tpm_chip *chip, struct tpm_space *space);
308void tpm2_flush_space(struct tpm_chip *chip);
309int tpm2_prepare_space(struct tpm_chip *chip, struct tpm_space *space, u8 *cmd,
310 size_t cmdsiz);
311int tpm2_commit_space(struct tpm_chip *chip, struct tpm_space *space, void *buf,
312 size_t *bufsiz);
313int tpm_devs_add(struct tpm_chip *chip);
314void tpm_devs_remove(struct tpm_chip *chip);
315
316void tpm_bios_log_setup(struct tpm_chip *chip);
317void tpm_bios_log_teardown(struct tpm_chip *chip);
318int tpm_dev_common_init(void);
319void tpm_dev_common_exit(void);
320#endif
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Copyright (C) 2004 IBM Corporation
4 * Copyright (C) 2015 Intel Corporation
5 *
6 * Authors:
7 * Leendert van Doorn <leendert@watson.ibm.com>
8 * Dave Safford <safford@watson.ibm.com>
9 * Reiner Sailer <sailer@watson.ibm.com>
10 * Kylene Hall <kjhall@us.ibm.com>
11 *
12 * Maintained by: <tpmdd-devel@lists.sourceforge.net>
13 *
14 * Device driver for TCG/TCPA TPM (trusted platform module).
15 * Specifications at www.trustedcomputinggroup.org
16 */
17
18#ifndef __TPM_H__
19#define __TPM_H__
20
21#include <linux/module.h>
22#include <linux/delay.h>
23#include <linux/mutex.h>
24#include <linux/sched.h>
25#include <linux/platform_device.h>
26#include <linux/io.h>
27#include <linux/tpm.h>
28#include <linux/highmem.h>
29#include <linux/tpm_eventlog.h>
30
31#ifdef CONFIG_X86
32#include <asm/intel-family.h>
33#endif
34
35#define TPM_MINOR 224 /* officially assigned */
36#define TPM_BUFSIZE 4096
37#define TPM_NUM_DEVICES 65536
38#define TPM_RETRY 50
39
40enum tpm_timeout {
41 TPM_TIMEOUT = 5, /* msecs */
42 TPM_TIMEOUT_RETRY = 100, /* msecs */
43 TPM_TIMEOUT_RANGE_US = 300, /* usecs */
44 TPM_TIMEOUT_POLL = 1, /* msecs */
45 TPM_TIMEOUT_USECS_MIN = 100, /* usecs */
46 TPM_TIMEOUT_USECS_MAX = 500 /* usecs */
47};
48
49/* TPM addresses */
50enum tpm_addr {
51 TPM_SUPERIO_ADDR = 0x2E,
52 TPM_ADDR = 0x4E,
53};
54
55#define TPM_WARN_RETRY 0x800
56#define TPM_WARN_DOING_SELFTEST 0x802
57#define TPM_ERR_DEACTIVATED 0x6
58#define TPM_ERR_DISABLED 0x7
59#define TPM_ERR_INVALID_POSTINIT 38
60
61#define TPM_HEADER_SIZE 10
62
63enum tpm2_const {
64 TPM2_PLATFORM_PCR = 24,
65 TPM2_PCR_SELECT_MIN = ((TPM2_PLATFORM_PCR + 7) / 8),
66};
67
68enum tpm2_timeouts {
69 TPM2_TIMEOUT_A = 750,
70 TPM2_TIMEOUT_B = 2000,
71 TPM2_TIMEOUT_C = 200,
72 TPM2_TIMEOUT_D = 30,
73 TPM2_DURATION_SHORT = 20,
74 TPM2_DURATION_MEDIUM = 750,
75 TPM2_DURATION_LONG = 2000,
76 TPM2_DURATION_LONG_LONG = 300000,
77 TPM2_DURATION_DEFAULT = 120000,
78};
79
80enum tpm2_structures {
81 TPM2_ST_NO_SESSIONS = 0x8001,
82 TPM2_ST_SESSIONS = 0x8002,
83};
84
85/* Indicates from what layer of the software stack the error comes from */
86#define TSS2_RC_LAYER_SHIFT 16
87#define TSS2_RESMGR_TPM_RC_LAYER (11 << TSS2_RC_LAYER_SHIFT)
88
89enum tpm2_return_codes {
90 TPM2_RC_SUCCESS = 0x0000,
91 TPM2_RC_HASH = 0x0083, /* RC_FMT1 */
92 TPM2_RC_HANDLE = 0x008B,
93 TPM2_RC_INITIALIZE = 0x0100, /* RC_VER1 */
94 TPM2_RC_FAILURE = 0x0101,
95 TPM2_RC_DISABLED = 0x0120,
96 TPM2_RC_COMMAND_CODE = 0x0143,
97 TPM2_RC_TESTING = 0x090A, /* RC_WARN */
98 TPM2_RC_REFERENCE_H0 = 0x0910,
99 TPM2_RC_RETRY = 0x0922,
100};
101
102enum tpm2_command_codes {
103 TPM2_CC_FIRST = 0x011F,
104 TPM2_CC_HIERARCHY_CONTROL = 0x0121,
105 TPM2_CC_HIERARCHY_CHANGE_AUTH = 0x0129,
106 TPM2_CC_CREATE_PRIMARY = 0x0131,
107 TPM2_CC_SEQUENCE_COMPLETE = 0x013E,
108 TPM2_CC_SELF_TEST = 0x0143,
109 TPM2_CC_STARTUP = 0x0144,
110 TPM2_CC_SHUTDOWN = 0x0145,
111 TPM2_CC_NV_READ = 0x014E,
112 TPM2_CC_CREATE = 0x0153,
113 TPM2_CC_LOAD = 0x0157,
114 TPM2_CC_SEQUENCE_UPDATE = 0x015C,
115 TPM2_CC_UNSEAL = 0x015E,
116 TPM2_CC_CONTEXT_LOAD = 0x0161,
117 TPM2_CC_CONTEXT_SAVE = 0x0162,
118 TPM2_CC_FLUSH_CONTEXT = 0x0165,
119 TPM2_CC_VERIFY_SIGNATURE = 0x0177,
120 TPM2_CC_GET_CAPABILITY = 0x017A,
121 TPM2_CC_GET_RANDOM = 0x017B,
122 TPM2_CC_PCR_READ = 0x017E,
123 TPM2_CC_PCR_EXTEND = 0x0182,
124 TPM2_CC_EVENT_SEQUENCE_COMPLETE = 0x0185,
125 TPM2_CC_HASH_SEQUENCE_START = 0x0186,
126 TPM2_CC_CREATE_LOADED = 0x0191,
127 TPM2_CC_LAST = 0x0193, /* Spec 1.36 */
128};
129
130enum tpm2_permanent_handles {
131 TPM2_RS_PW = 0x40000009,
132};
133
134enum tpm2_capabilities {
135 TPM2_CAP_HANDLES = 1,
136 TPM2_CAP_COMMANDS = 2,
137 TPM2_CAP_PCRS = 5,
138 TPM2_CAP_TPM_PROPERTIES = 6,
139};
140
141enum tpm2_properties {
142 TPM_PT_TOTAL_COMMANDS = 0x0129,
143};
144
145enum tpm2_startup_types {
146 TPM2_SU_CLEAR = 0x0000,
147 TPM2_SU_STATE = 0x0001,
148};
149
150enum tpm2_cc_attrs {
151 TPM2_CC_ATTR_CHANDLES = 25,
152 TPM2_CC_ATTR_RHANDLE = 28,
153};
154
155#define TPM_VID_INTEL 0x8086
156#define TPM_VID_WINBOND 0x1050
157#define TPM_VID_STM 0x104A
158
159enum tpm_chip_flags {
160 TPM_CHIP_FLAG_TPM2 = BIT(1),
161 TPM_CHIP_FLAG_IRQ = BIT(2),
162 TPM_CHIP_FLAG_VIRTUAL = BIT(3),
163 TPM_CHIP_FLAG_HAVE_TIMEOUTS = BIT(4),
164 TPM_CHIP_FLAG_ALWAYS_POWERED = BIT(5),
165};
166
167#define to_tpm_chip(d) container_of(d, struct tpm_chip, dev)
168
169struct tpm_header {
170 __be16 tag;
171 __be32 length;
172 union {
173 __be32 ordinal;
174 __be32 return_code;
175 };
176} __packed;
177
178#define TPM_TAG_RQU_COMMAND 193
179
180struct stclear_flags_t {
181 __be16 tag;
182 u8 deactivated;
183 u8 disableForceClear;
184 u8 physicalPresence;
185 u8 physicalPresenceLock;
186 u8 bGlobalLock;
187} __packed;
188
189struct tpm_version_t {
190 u8 Major;
191 u8 Minor;
192 u8 revMajor;
193 u8 revMinor;
194} __packed;
195
196struct tpm_version_1_2_t {
197 __be16 tag;
198 u8 Major;
199 u8 Minor;
200 u8 revMajor;
201 u8 revMinor;
202} __packed;
203
204struct timeout_t {
205 __be32 a;
206 __be32 b;
207 __be32 c;
208 __be32 d;
209} __packed;
210
211struct duration_t {
212 __be32 tpm_short;
213 __be32 tpm_medium;
214 __be32 tpm_long;
215} __packed;
216
217struct permanent_flags_t {
218 __be16 tag;
219 u8 disable;
220 u8 ownership;
221 u8 deactivated;
222 u8 readPubek;
223 u8 disableOwnerClear;
224 u8 allowMaintenance;
225 u8 physicalPresenceLifetimeLock;
226 u8 physicalPresenceHWEnable;
227 u8 physicalPresenceCMDEnable;
228 u8 CEKPUsed;
229 u8 TPMpost;
230 u8 TPMpostLock;
231 u8 FIPS;
232 u8 operator;
233 u8 enableRevokeEK;
234 u8 nvLocked;
235 u8 readSRKPub;
236 u8 tpmEstablished;
237 u8 maintenanceDone;
238 u8 disableFullDALogicInfo;
239} __packed;
240
241typedef union {
242 struct permanent_flags_t perm_flags;
243 struct stclear_flags_t stclear_flags;
244 __u8 owned;
245 __be32 num_pcrs;
246 struct tpm_version_t tpm_version;
247 struct tpm_version_1_2_t tpm_version_1_2;
248 __be32 manufacturer_id;
249 struct timeout_t timeout;
250 struct duration_t duration;
251} cap_t;
252
253enum tpm_capabilities {
254 TPM_CAP_FLAG = 4,
255 TPM_CAP_PROP = 5,
256 TPM_CAP_VERSION_1_1 = 0x06,
257 TPM_CAP_VERSION_1_2 = 0x1A,
258};
259
260enum tpm_sub_capabilities {
261 TPM_CAP_PROP_PCR = 0x101,
262 TPM_CAP_PROP_MANUFACTURER = 0x103,
263 TPM_CAP_FLAG_PERM = 0x108,
264 TPM_CAP_FLAG_VOL = 0x109,
265 TPM_CAP_PROP_OWNER = 0x111,
266 TPM_CAP_PROP_TIS_TIMEOUT = 0x115,
267 TPM_CAP_PROP_TIS_DURATION = 0x120,
268};
269
270
271/* 128 bytes is an arbitrary cap. This could be as large as TPM_BUFSIZE - 18
272 * bytes, but 128 is still a relatively large number of random bytes and
273 * anything much bigger causes users of struct tpm_cmd_t to start getting
274 * compiler warnings about stack frame size. */
275#define TPM_MAX_RNG_DATA 128
276
277/* A string buffer type for constructing TPM commands. This is based on the
278 * ideas of string buffer code in security/keys/trusted.h but is heap based
279 * in order to keep the stack usage minimal.
280 */
281
282enum tpm_buf_flags {
283 TPM_BUF_OVERFLOW = BIT(0),
284};
285
286struct tpm_buf {
287 struct page *data_page;
288 unsigned int flags;
289 u8 *data;
290};
291
292static inline void tpm_buf_reset(struct tpm_buf *buf, u16 tag, u32 ordinal)
293{
294 struct tpm_header *head = (struct tpm_header *)buf->data;
295
296 head->tag = cpu_to_be16(tag);
297 head->length = cpu_to_be32(sizeof(*head));
298 head->ordinal = cpu_to_be32(ordinal);
299}
300
301static inline int tpm_buf_init(struct tpm_buf *buf, u16 tag, u32 ordinal)
302{
303 buf->data_page = alloc_page(GFP_HIGHUSER);
304 if (!buf->data_page)
305 return -ENOMEM;
306
307 buf->flags = 0;
308 buf->data = kmap(buf->data_page);
309 tpm_buf_reset(buf, tag, ordinal);
310 return 0;
311}
312
313static inline void tpm_buf_destroy(struct tpm_buf *buf)
314{
315 kunmap(buf->data_page);
316 __free_page(buf->data_page);
317}
318
319static inline u32 tpm_buf_length(struct tpm_buf *buf)
320{
321 struct tpm_header *head = (struct tpm_header *)buf->data;
322
323 return be32_to_cpu(head->length);
324}
325
326static inline u16 tpm_buf_tag(struct tpm_buf *buf)
327{
328 struct tpm_header *head = (struct tpm_header *)buf->data;
329
330 return be16_to_cpu(head->tag);
331}
332
333static inline void tpm_buf_append(struct tpm_buf *buf,
334 const unsigned char *new_data,
335 unsigned int new_len)
336{
337 struct tpm_header *head = (struct tpm_header *)buf->data;
338 u32 len = tpm_buf_length(buf);
339
340 /* Return silently if overflow has already happened. */
341 if (buf->flags & TPM_BUF_OVERFLOW)
342 return;
343
344 if ((len + new_len) > PAGE_SIZE) {
345 WARN(1, "tpm_buf: overflow\n");
346 buf->flags |= TPM_BUF_OVERFLOW;
347 return;
348 }
349
350 memcpy(&buf->data[len], new_data, new_len);
351 head->length = cpu_to_be32(len + new_len);
352}
353
354static inline void tpm_buf_append_u8(struct tpm_buf *buf, const u8 value)
355{
356 tpm_buf_append(buf, &value, 1);
357}
358
359static inline void tpm_buf_append_u16(struct tpm_buf *buf, const u16 value)
360{
361 __be16 value2 = cpu_to_be16(value);
362
363 tpm_buf_append(buf, (u8 *) &value2, 2);
364}
365
366static inline void tpm_buf_append_u32(struct tpm_buf *buf, const u32 value)
367{
368 __be32 value2 = cpu_to_be32(value);
369
370 tpm_buf_append(buf, (u8 *) &value2, 4);
371}
372
373extern struct class *tpm_class;
374extern struct class *tpmrm_class;
375extern dev_t tpm_devt;
376extern const struct file_operations tpm_fops;
377extern const struct file_operations tpmrm_fops;
378extern struct idr dev_nums_idr;
379
380ssize_t tpm_transmit(struct tpm_chip *chip, u8 *buf, size_t bufsiz);
381ssize_t tpm_transmit_cmd(struct tpm_chip *chip, struct tpm_buf *buf,
382 size_t min_rsp_body_length, const char *desc);
383int tpm_get_timeouts(struct tpm_chip *);
384int tpm_auto_startup(struct tpm_chip *chip);
385
386int tpm1_pm_suspend(struct tpm_chip *chip, u32 tpm_suspend_pcr);
387int tpm1_auto_startup(struct tpm_chip *chip);
388int tpm1_do_selftest(struct tpm_chip *chip);
389int tpm1_get_timeouts(struct tpm_chip *chip);
390unsigned long tpm1_calc_ordinal_duration(struct tpm_chip *chip, u32 ordinal);
391int tpm1_pcr_extend(struct tpm_chip *chip, u32 pcr_idx, const u8 *hash,
392 const char *log_msg);
393int tpm1_pcr_read(struct tpm_chip *chip, u32 pcr_idx, u8 *res_buf);
394ssize_t tpm1_getcap(struct tpm_chip *chip, u32 subcap_id, cap_t *cap,
395 const char *desc, size_t min_cap_length);
396int tpm1_get_random(struct tpm_chip *chip, u8 *out, size_t max);
397int tpm1_get_pcr_allocation(struct tpm_chip *chip);
398unsigned long tpm_calc_ordinal_duration(struct tpm_chip *chip, u32 ordinal);
399int tpm_pm_suspend(struct device *dev);
400int tpm_pm_resume(struct device *dev);
401
402static inline void tpm_msleep(unsigned int delay_msec)
403{
404 usleep_range((delay_msec * 1000) - TPM_TIMEOUT_RANGE_US,
405 delay_msec * 1000);
406};
407
408int tpm_chip_start(struct tpm_chip *chip);
409void tpm_chip_stop(struct tpm_chip *chip);
410struct tpm_chip *tpm_find_get_ops(struct tpm_chip *chip);
411__must_check int tpm_try_get_ops(struct tpm_chip *chip);
412void tpm_put_ops(struct tpm_chip *chip);
413
414struct tpm_chip *tpm_chip_alloc(struct device *dev,
415 const struct tpm_class_ops *ops);
416struct tpm_chip *tpmm_chip_alloc(struct device *pdev,
417 const struct tpm_class_ops *ops);
418int tpm_chip_register(struct tpm_chip *chip);
419void tpm_chip_unregister(struct tpm_chip *chip);
420
421void tpm_sysfs_add_device(struct tpm_chip *chip);
422
423
424#ifdef CONFIG_ACPI
425extern void tpm_add_ppi(struct tpm_chip *chip);
426#else
427static inline void tpm_add_ppi(struct tpm_chip *chip)
428{
429}
430#endif
431
432static inline u32 tpm2_rc_value(u32 rc)
433{
434 return (rc & BIT(7)) ? rc & 0xff : rc;
435}
436
437int tpm2_get_timeouts(struct tpm_chip *chip);
438int tpm2_pcr_read(struct tpm_chip *chip, u32 pcr_idx,
439 struct tpm_digest *digest, u16 *digest_size_ptr);
440int tpm2_pcr_extend(struct tpm_chip *chip, u32 pcr_idx,
441 struct tpm_digest *digests);
442int tpm2_get_random(struct tpm_chip *chip, u8 *dest, size_t max);
443void tpm2_flush_context(struct tpm_chip *chip, u32 handle);
444int tpm2_seal_trusted(struct tpm_chip *chip,
445 struct trusted_key_payload *payload,
446 struct trusted_key_options *options);
447int tpm2_unseal_trusted(struct tpm_chip *chip,
448 struct trusted_key_payload *payload,
449 struct trusted_key_options *options);
450ssize_t tpm2_get_tpm_pt(struct tpm_chip *chip, u32 property_id,
451 u32 *value, const char *desc);
452
453ssize_t tpm2_get_pcr_allocation(struct tpm_chip *chip);
454int tpm2_auto_startup(struct tpm_chip *chip);
455void tpm2_shutdown(struct tpm_chip *chip, u16 shutdown_type);
456unsigned long tpm2_calc_ordinal_duration(struct tpm_chip *chip, u32 ordinal);
457int tpm2_probe(struct tpm_chip *chip);
458int tpm2_find_cc(struct tpm_chip *chip, u32 cc);
459int tpm2_init_space(struct tpm_space *space);
460void tpm2_del_space(struct tpm_chip *chip, struct tpm_space *space);
461void tpm2_flush_space(struct tpm_chip *chip);
462int tpm2_prepare_space(struct tpm_chip *chip, struct tpm_space *space, u8 *cmd,
463 size_t cmdsiz);
464int tpm2_commit_space(struct tpm_chip *chip, struct tpm_space *space, void *buf,
465 size_t *bufsiz);
466
467int tpm_bios_log_setup(struct tpm_chip *chip);
468void tpm_bios_log_teardown(struct tpm_chip *chip);
469int tpm_dev_common_init(void);
470void tpm_dev_common_exit(void);
471#endif